{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:50:42Z","timestamp":1761580242578,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,9,22]],"date-time":"2004-09-22T00:00:00Z","timestamp":1095811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,9,22]]},"DOI":"10.1145\/1023833.1023864","type":"proceedings-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T17:39:48Z","timestamp":1097170788000},"page":"220-229","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":31,"title":["Translating affine nested-loop programs to process networks"],"prefix":"10.1145","author":[{"given":"Alexandru","family":"Turjan","sequence":"first","affiliation":[{"name":"Leiden Institute of Advanced Computer Science, Leiden, The Netherlands"}]},{"given":"Bart","family":"Kienhuis","sequence":"additional","affiliation":[{"name":"Leiden Institute of Advanced Computer Science, Leiden, The Netherlands"}]},{"given":"Ed","family":"Deprettere","sequence":"additional","affiliation":[{"name":"Leiden Institute of Advanced Computer Science, Leiden, The Netherlands"}]}],"member":"320","published-online":{"date-parts":[[2004,9,22]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Dependence analysis","author":"Banerjee U.","year":"1997","unstructured":"U. Banerjee . Dependence analysis . The Kluwer Int. Series in Engineering and Computer Science. Kluwer Academic Publishers , 1997 . U. Banerjee. Dependence analysis. The Kluwer Int. Series in Engineering and Computer Science. Kluwer Academic Publishers, 1997."},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"Proceedings","author":"Basten T.","year":"2001","unstructured":"T. Basten and J. Hoogerbrugge . Efficient execution of process networks. In Communicating Process Architectures - 2001 , Proceedings , pages 1 -- 14 , Bristol, UK , September 2001 . T. Basten and J. Hoogerbrugge. Efficient execution of process networks. In Communicating Process Architectures - 2001, Proceedings, pages 1--14, Bristol, UK, September 2001."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/552524"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-27776-7_51"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008069920230"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/556139"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581216"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337511"},{"key":"e_1_3_2_1_9_1","volume-title":"Polynomes arithmetiques et Methode des Polyedres en Combinatoire","author":"Ehrhart E.","year":"1977","unstructured":"E. Ehrhart . Polynomes arithmetiques et Methode des Polyedres en Combinatoire . Birkhauser Verlag , Basel, Int . series of numerical mathematics vol. 35 edition, 1977 . E. Ehrhart. Polynomes arithmetiques et Methode des Polyedres en Combinatoire. Birkhauser Verlag, Basel, Int. series of numerical mathematics vol. 35 edition, 1977."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1051\/ro\/1988220302431"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01407931"},{"key":"e_1_3_2_1_12_1","volume-title":"Nov.","author":"Harriss T.","year":"2002","unstructured":"T. Harriss , R. Walke , B. Kienhuis , and E. Deprettere . Compilation from matlab to process networks realized in fpga. Design automation of Embedded Systems, 7(4) , Nov. 2002 . T. Harriss, R. Walke, B. Kienhuis, and E. Deprettere. Compilation from matlab to process networks realized in fpga. Design automation of Embedded Systems, 7(4), Nov. 2002."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1137\/0208040"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2002.1033026"},{"key":"e_1_3_2_1_16_1","volume-title":"MatParser: An array dataflow analysis compiler. Technical report","author":"Kienhuis B.","year":"2000","unstructured":"B. Kienhuis . MatParser: An array dataflow analysis compiler. Technical report , University of California at Berkeley , 2000 . UCB\/ERL M00\/9. B. Kienhuis. MatParser: An array dataflow analysis compiler. Technical report, University of California at Berkeley, 2000. UCB\/ERL M00\/9."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/334012.334015"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.381846"},{"key":"e_1_3_2_1_19_1","volume-title":"PtolemyII: Heterogeneous Concurrent Modeling and Design in Java. Technical report","author":"Lee E.","year":"1999","unstructured":"E. Lee PtolemyII: Heterogeneous Concurrent Modeling and Design in Java. Technical report , University of California at Berkeley , 1999 . UCB\/ERL M99\/40. E. Lee et al. PtolemyII: Heterogeneous Concurrent Modeling and Design in Java. Technical report, University of California at Berkeley, 1999. UCB\/ERL M99\/40."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/645670.665227"},{"key":"e_1_3_2_1_21_1","volume-title":"Dec.","author":"Parks T.","year":"1995","unstructured":"T. Parks . Bounded scheduling of process networks , Dec. 1995 . T. M. Parks, Bounded Scheduling of Process Networks, Technical Report UCB\/ERL-95-105. PhD Dissertation. EECS Department, University of California , Berkeley. T. Parks. Bounded scheduling of process networks, Dec. 1995. T. M. Parks, Bounded Scheduling of Process Networks, Technical Report UCB\/ERL-95-105. PhD Dissertation. EECS Department, University of California, Berkeley."},{"key":"e_1_3_2_1_22_1","unstructured":"http:\/\/www.picochip.com.  http:\/\/www.picochip.com."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/135226.135233"},{"volume-title":"Proceedings of the Sixth Workshop on Programming Languages and Compilers for Parallel Computing, Dec 93","author":"Pugh W.","key":"e_1_3_2_1_24_1","unstructured":"W. Pugh and D. Wonnacott . An Exact Method for Analysis of Value-based Array Data Dependences . In Proceedings of the Sixth Workshop on Programming Languages and Compilers for Parallel Computing, Dec 93 . W. Pugh and D. Wonnacott. An Exact Method for Analysis of Value-based Array Data Dependences. In Proceedings of the Sixth Workshop on Programming Languages and Compilers for Parallel Computing, Dec 93."},{"key":"e_1_3_2_1_25_1","volume-title":"Leiden University","author":"Rijpkema E.","year":"2002","unstructured":"E. Rijpkema . Modeling Task Level Parallelism in Piece-wise Regular Programs. PhD thesis, Leiden Institute of Advanced Computer Science , Leiden University , The Netherlands , Sept. 2002 . E. Rijpkema. Modeling Task Level Parallelism in Piece-wise Regular Programs. PhD thesis, Leiden Institute of Advanced Computer Science, Leiden University, The Netherlands, Sept. 2002."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774792"},{"key":"e_1_3_2_1_27_1","volume-title":"Proc. 7th Int. Conf. Design, Automation and Test in Europe (DATE'04)","author":"Stefanov T.","year":"2004","unstructured":"T. Stefanov , C. Zissulescu , A. Turjan , B. Kienhuis , and E. Deprettere . System Design using Kahn Process Networks: The Compaan\/Laura Approach . In Proc. 7th Int. Conf. Design, Automation and Test in Europe (DATE'04) , Paris, France, Feb. 16 -- 20 2004 . T. Stefanov, C. Zissulescu, A. Turjan, B. Kienhuis, and E. Deprettere. System Design using Kahn Process Networks: The Compaan\/Laura Approach. In Proc. 7th Int. Conf. Design, Automation and Test in Europe (DATE'04), Paris, France, Feb. 16 -- 20 2004."},{"key":"e_1_3_2_1_28_1","volume-title":"Proc. of the Int. Symposium on VLSI Technology, Systems, and Applications","author":"Stravers P.","year":"2001","unstructured":"P. Stravers and J. Hoogerbrugge . Homogeneous multiprocessoring and the future of silicon design paradigms . In Proc. of the Int. Symposium on VLSI Technology, Systems, and Applications , Apr. 2001 . P. Stravers and J. Hoogerbrugge. Homogeneous multiprocessoring and the future of silicon design paradigms. In Proc. of the Int. Symposium on VLSI Technology, Systems, and Applications, Apr. 2001."},{"key":"e_1_3_2_1_29_1","unstructured":"http:\/\/www.synfora.com.  http:\/\/www.synfora.com."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100823"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2003.1212831"},{"key":"e_1_3_2_1_32_1","volume-title":"Realizations of the Extended Linearization Model","author":"Turjan A.","year":"2003","unstructured":"A. Turjan , B. Kienhuis , and E. Deprettere . Realizations of the Extended Linearization Model . Marcel Dekker, Inc. , Domain- Specific Processors : Systems, Architectures, Modeling, and Simulation edition, 2003 . A. Turjan, B. Kienhuis, and E. Deprettere. Realizations of the Extended Linearization Model. Marcel Dekker, Inc., Domain-Specific Processors: Systems, Architectures, Modeling, and Simulation edition, 2003."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025114.1025182"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30113-4_6"},{"key":"e_1_3_2_1_35_1","volume-title":"2nd Workshop on Optimizations for DSP and Embedded Systems, (ODES'02)","author":"Verdoolaege S.","year":"2004","unstructured":"S. Verdoolaege , K. Beyis , M. Bruynooghe , R. Seghir , and V. Loechner . Analytical Computation of Ehrhart Polynomials and its Applications for Embedded Systems . In 2nd Workshop on Optimizations for DSP and Embedded Systems, (ODES'02) , Palo Alto, CA , 2004 . S. Verdoolaege, K. Beyis, M. Bruynooghe, R. Seghir, and V. Loechner. Analytical Computation of Ehrhart Polynomials and its Applications for Embedded Systems. In 2nd Workshop on Optimizations for DSP and Embedded Systems, (ODES'02), Palo Alto, CA, 2004."},{"key":"e_1_3_2_1_37_1","unstructured":"http:\/\/www.xilinx.com.  http:\/\/www.xilinx.com."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_88"}],"event":{"name":"CASES04: 2004 International Conference on Compilers, Architectures and Synthesis for Embedded Systems","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Washington DC USA","acronym":"CASES04"},"container-title":["Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1023833.1023864","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1023833.1023864","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:23:53Z","timestamp":1750267433000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1023833.1023864"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,9,22]]},"references-count":36,"alternative-id":["10.1145\/1023833.1023864","10.1145\/1023833"],"URL":"https:\/\/doi.org\/10.1145\/1023833.1023864","relation":{},"subject":[],"published":{"date-parts":[[2004,9,22]]},"assertion":[{"value":"2004-09-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}