{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T08:29:35Z","timestamp":1779352175295,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,9,22]],"date-time":"2004-09-22T00:00:00Z","timestamp":1095811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,9,22]]},"DOI":"10.1145\/1023833.1023873","type":"proceedings-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T17:39:48Z","timestamp":1097170788000},"page":"292-302","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":56,"title":["Hardware assisted control flow obfuscation for embedded processors"],"prefix":"10.1145","author":[{"given":"Xiaotong","family":"Zhuang","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tao","family":"Zhang","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsien-Hsin S.","family":"Lee","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Santosh","family":"Pande","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,9,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"International Planning and Research Corporation \"Eighth Annual BSA Global Software Piracy Study \" http:\/\/global.bsa.org\/globalstudy\/2003_GSPS.pdf.]]  International Planning and Research Corporation \"Eighth Annual BSA Global Software Piracy Study \" http:\/\/global.bsa.org\/globalstudy\/2003_GSPS.pdf.]]"},{"key":"e_1_3_2_1_3_1","volume-title":"Department of computer science","author":"Wang Chenxi","year":"2000","unstructured":"Chenxi Wang , \" A scecurity architecture for survivability mechanism,\" Ph D Dissertation . Univ. of Virginia , Department of computer science , Oct. 2000 .]] Chenxi Wang, \"A scecurity architecture for survivability mechanism,\" PhD Dissertation. Univ. of Virginia, Department of computer science, Oct. 2000.]]"},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"Advances in Cryptology -- CRYPTO '01","author":"Barak B.","unstructured":"B. Barak , O. Goldreich , R. Impagliazzo , S. Rudich , A. Sahai , S. Vadhan , and K. Yang . On the (Im)possibility of Obfuscating Programs . In J. Kilian, editor, Advances in Cryptology -- CRYPTO '01 , pages 1 -- 18 .J.]] B. Barak, O. Goldreich, R. Impagliazzo, S. Rudich, A. Sahai, S. Vadhan, and K. Yang. On the (Im)possibility of Obfuscating Programs. In J. Kilian, editor, Advances in Cryptology -- CRYPTO '01, pages 1--18.J.]]"},{"key":"e_1_3_2_1_5_1","unstructured":"\"DS5002FP secure microprocessor chip data sheet \" Dallas Semiconductor.]]  \"DS5002FP secure microprocessor chip data sheet \" Dallas Semiconductor.]]"},{"key":"e_1_3_2_1_6_1","unstructured":"Markus Kuhn \"The TrustNo 1 Cryptoprocessor Concept \" CS555 Report Purdue Univ. 1997.]]  Markus Kuhn \"The TrustNo 1 Cryptoprocessor Concept \" CS555 Report Purdue Univ. 1997.]]"},{"key":"e_1_3_2_1_7_1","first-page":"466","volume-title":"Proceedings of IEEE Spring COMPCON 80","author":"Best Robert M.","year":"1980","unstructured":"Robert M. Best . Preventing software piracy with crypto-microprocessors . In Proceedings of IEEE Spring COMPCON 80 , page 466 , February 1980 .]] Robert M. Best. Preventing software piracy with crypto-microprocessors. In Proceedings of IEEE Spring COMPCON 80, page 466, February 1980.]]"},{"key":"e_1_3_2_1_8_1","unstructured":"Kent S.T \"Protecting Externally Supplied Software in Small Computers \" Ph.D Thesis MIT\/LCS\/TR-255 1980.]]   Kent S.T \"Protecting Externally Supplied Software in Small Computers \" Ph.D Thesis MIT\/LCS\/TR-255 1980.]]"},{"key":"e_1_3_2_1_9_1","volume-title":"1987 IEEE Symposium on Security and Privacy","author":"Comerford Steve","year":"1987","unstructured":"White, Steve R.; Comerford , Liam : ABYSS: A Trusted Architecture for Software Protection,\" Proc . 1987 IEEE Symposium on Security and Privacy , Apr. 1987 .]] White, Steve R.; Comerford, Liam: ABYSS: A Trusted Architecture for Software Protection,\" Proc. 1987 IEEE Symposium on Security and Privacy, Apr. 1987.]]"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379237"},{"key":"e_1_3_2_1_11_1","volume-title":"MICRO'03","author":"Zhang Y.","unstructured":"Yang, Y. Zhang , L. Gao , \" Fast Secure Processor for Inhibiting Software Piracy and Tampering,\" MICRO'03 .]] Yang, Y.Zhang, L.Gao, \"Fast Secure Processor for Inhibiting Software Piracy and Tampering,\" MICRO'03.]]"},{"key":"e_1_3_2_1_12_1","volume-title":"MICRO'03","author":"Suh E.","unstructured":"E. Suh , D. Clarke , B. Gassend , M.v.Dijk, S. Devadas , \" Efficient Memory Integrity Verification and Encryption for Secure Processors\" , MICRO'03 .]] E.Suh, D.Clarke, B.Gassend, M.v.Dijk, S.Devadas, \"Efficient Memory Integrity Verification and Encryption for Secure Processors\", MICRO'03.]]"},{"key":"e_1_3_2_1_13_1","unstructured":"B.Gassend G.E.Suh D.Clarke M.v.Dijk S.Devadas \"Caches and Hash Trees for Efficient Memory Integrity Verification\" HPCA9.]]   B.Gassend G.E.Suh D.Clarke M.v.Dijk S.Devadas \"Caches and Hash Trees for Efficient Memory Integrity Verification\" HPCA9.]]"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.729797"},{"key":"e_1_3_2_1_15_1","unstructured":"X. Zhuang T. Zhang S. Pande H.S. Lee \"HIDE: Hardware-support for Leakage-Immune Dynamic Execution \" GIT-CERCS-03-21.]]  X. Zhuang T. Zhang S. Pande H.S. Lee \"HIDE: Hardware-support for Leakage-Immune Dynamic Execution \" GIT-CERCS-03-21.]]"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/28395.28416"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/233551.233553"},{"key":"e_1_3_2_1_18_1","volume-title":"Univ. of Wisconsin--Madison","author":"Burger Doug","year":"1997","unstructured":"Doug Burger and Todd M. Austin . \"The SimpleScalar Tool Set Version 2.0,\" TR. 1342 , Univ. of Wisconsin--Madison , May 1997 .]] Doug Burger and Todd M. Austin. \"The SimpleScalar Tool Set Version 2.0,\" TR. 1342, Univ. of Wisconsin--Madison, May 1997.]]"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_20_1","unstructured":"Intel Corporation \"Intel Random Number Generator \" http:\/\/developer.intel.com\/design\/chipsets\/rng\/techbrief.pdf 1999.]]  Intel Corporation \"Intel Random Number Generator \" http:\/\/developer.intel.com\/design\/chipsets\/rng\/techbrief.pdf 1999.]]"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024403"},{"key":"e_1_3_2_1_22_1","unstructured":"National institute of standards and technology \"A Statistical Test Suite for the Validation of Random Number Generators and Pseudo Random Number Generators for Cryptographic Applications \" available at http:\/\/csrc.nist.gov\/rng\/SP800-22b.pdf.]]  National institute of standards and technology \"A Statistical Test Suite for the Validation of Random Number Generators and Pseudo Random Number Generators for Cryptographic Applications \" available at http:\/\/csrc.nist.gov\/rng\/SP800-22b.pdf.]]"}],"event":{"name":"CASES04: 2004 International Conference on Compilers, Architectures and Synthesis for Embedded Systems","location":"Washington DC USA","acronym":"CASES04","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1023833.1023873","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1023833.1023873","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:23:53Z","timestamp":1750267433000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1023833.1023873"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,9,22]]},"references-count":21,"alternative-id":["10.1145\/1023833.1023873","10.1145\/1023833"],"URL":"https:\/\/doi.org\/10.1145\/1023833.1023873","relation":{},"subject":[],"published":{"date-parts":[[2004,9,22]]},"assertion":[{"value":"2004-09-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}