{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:33:31Z","timestamp":1772724811897,"version":"3.50.1"},"reference-count":14,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2003,9,27]],"date-time":"2003-09-27T00:00:00Z","timestamp":1064620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2004,6]]},"abstract":"<jats:p>Modern out-of-order processors tolerate long-latency memory operations by supporting a large number of in-flight instructions. This is achieved in part through proper sizing of critical resources, such as register files or instruction queues. In light of the increasing gap between processor speed and memory latency, tolerating upcoming latencies in this way would require impractical sizes of such critical resources.To tackle this scalability problem, we make a case for resource-conscious out-of-order processors. We present quantitative evidence that critical resources are increasingly underutilized in these processors. We advocate that better use of such resources should be a priority in future research in processor architectures. In particular, we present some of our research having such observations as a basis to deal with future resource conscious processors.<\/jats:p>","DOI":"10.1145\/1024295.1024296","type":"journal-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T17:39:09Z","timestamp":1097170749000},"page":"3-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["A case for resource-conscious out-of-order processors"],"prefix":"10.1145","volume":"32","author":[{"given":"Adri\u00e1n","family":"Cristal","sequence":"first","affiliation":[{"name":"Universitat Polit\u00e9cnica de Catalunya, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 F.","family":"Mart\u00ednez","sequence":"additional","affiliation":[{"name":"Cornell University Ithaca, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josep","family":"Llosa","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e9cnica de Catalunya, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e9cnica de Catalunya, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2003,9,27]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Symp. on Microarchitecture","author":"Brekelbaum E.","year":"2002","unstructured":"E. Brekelbaum , J. Rupley II, C. Wilkerson , and B. Black . Hierarchical instruction windows. In Intl , Symp. on Microarchitecture , Nov. 2002 E. Brekelbaum, J. Rupley II, C. Wilkerson, and B. Black. Hierarchical instruction windows. In Intl, Symp. on Microarchitecture, Nov. 2002"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564026"},{"key":"e_1_2_1_3_1","series-title":"Lecture Notes in Computer Science (LNCS)","volume-title":"Kilo-instruction processors","author":"Cristal A.","year":"2003","unstructured":"A. Cristal , D. Ortega , J. Llosa , M. Valero . Kilo-instruction processors . in Lecture Notes in Computer Science (LNCS) 2858, Oct. 2003 . Invited paper to ISHPC V. A. Cristal, D. Ortega, J. Llosa, M. Valero. Kilo-instruction processors. in Lecture Notes in Computer Science (LNCS) 2858, Oct. 2003. Invited paper to ISHPC V."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10008"},{"key":"e_1_2_1_7_1","volume-title":"Intl. Symp. on Microarchitecture.","author":"V.","year":"1999","unstructured":"Monreal, T.; Gonzalez, A.; Valero, M.; Gonzalez, J.; Vinals, V. Delaying physical register allocation through virtual-physical registers . In Intl. Symp. on Microarchitecture. Nov 1999 . Monreal, T.; Gonzalez, A.; Valero, M.; Gonzalez, J.; Vinals, V. Delaying physical register allocation through virtual-physical registers. In Intl. Symp. on Microarchitecture. Nov 1999."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/30350.30353"},{"key":"e_1_2_1_9_1","volume-title":"Symp. on Computer Architecture","author":"Karkhanis T.","year":"2002","unstructured":"T. Karkhanis and J. E. Smith . A day in the life of a data cache miss. In Wkshp. on Memory Performance Issues, in conjunction with Intl . Symp. on Computer Architecture , July 2002 T. Karkhanis and J. E. Smith. A day in the life of a data cache miss. In Wkshp. on Memory Performance Issues, in conjunction with Intl. Symp. on Computer Architecture, July 2002"},{"key":"e_1_2_1_10_1","volume-title":"Intl. Symp. on Computer Architecture","author":"Lebeck A. R.","year":"2002","unstructured":"A. R. Lebeck , J. Koppanalil , T. Li , and J. Patwardhan , and Eric Rotenberg. A large, fast instruction window for tolerating cache misses . In Intl. Symp. on Computer Architecture , June 2002 A. R. Lebeck, J. Koppanalil, T. Li, and J. Patwardhan, and Eric Rotenberg. A large, fast instruction window for tolerating cache misses. In Intl. Symp. on Computer Architecture, June 2002"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774863"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/255235.255288"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822823"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264201"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545251"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360136"}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1024295.1024296","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1024295.1024296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:23:53Z","timestamp":1750267433000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1024295.1024296"}},"subtitle":["towards kilo-instruction in-flight processors"],"short-title":[],"issued":{"date-parts":[[2003,9,27]]},"references-count":14,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2004,6]]}},"alternative-id":["10.1145\/1024295.1024296"],"URL":"https:\/\/doi.org\/10.1145\/1024295.1024296","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1152923.1024296","asserted-by":"subject"}]},"ISSN":["0163-5964"],"issn-type":[{"value":"0163-5964","type":"print"}],"subject":[],"published":{"date-parts":[[2003,9,27]]},"assertion":[{"value":"2003-09-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}