{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:45:51Z","timestamp":1772163951574,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T00:00:00Z","timestamp":1097107200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,10,7]]},"DOI":"10.1145\/1024393.1024408","type":"proceedings-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T13:39:48Z","timestamp":1097156388000},"page":"120-132","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Scalable selective re-execution for EDGE architectures"],"prefix":"10.1145","author":[{"given":"Rajagopalan","family":"Desikan","sequence":"first","affiliation":[{"name":"The University of Texas at Austin"}]},{"given":"Simha","family":"Sethumadhavan","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin"}]},{"given":"Doug","family":"Burger","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin"}]},{"given":"Stephen W.","family":"Keckler","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin"}]}],"member":"320","published-online":{"date-parts":[[2004,10,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339691"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956554"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.65"},{"key":"e_1_3_2_1_4_1","article-title":"A comparative survey of load speculation architectures","volume":"2","author":"Calder B.","year":"2000","unstructured":"B. Calder and G. Reinman . A comparative survey of load speculation architectures . Journal of Instruction-Level Parallelism , 2 , May 2000 . B. Calder and G. Reinman. A comparative survey of load speculation architectures. Journal of Instruction-Level Parallelism, 2, May 2000.","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/290940.290971"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279378"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.565338"},{"key":"e_1_3_2_1_8_1","first-page":"58","volume-title":"Proceedings of the 2nd Annual Workshop on Duplicating, Deconstructing, and Debunking (WDDD-2)","author":"Ernst D.","year":"2003","unstructured":"D. Ernst and T. Austin . Practical Selective Replay for Reduced-Tag Schedulers . In Proceedings of the 2nd Annual Workshop on Duplicating, Deconstructing, and Debunking (WDDD-2) , pages 58 -- 63 , June 2003 . D. Ernst and T. Austin. Practical Selective Replay for Reduced-Tag Schedulers. In Proceedings of the 2nd Annual Workshop on Duplicating, Deconstructing, and Debunking (WDDD-2), pages 58--63, June 2003."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956571"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195534"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10004"},{"key":"e_1_3_2_1_12_1","first-page":"Q1","article-title":"The microarchitecture of the Pentium 4 processor","author":"Hinton G.","year":"2001","unstructured":"G. Hinton , D. Sager , M. Upton , D. Boggs , D. Carmean , A. Kyker , and P. Roussel . The microarchitecture of the Pentium 4 processor . Intel Technology Journal Q1 , 2001 . G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel. The microarchitecture of the Pentium 4 processor. Intel Technology Journal Q1, 2001.","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024406"},{"key":"e_1_3_2_1_14_1","first-page":"564","article-title":"Scheduler which discovers non-speculative nature of an instruction after issuing and reissues the instruction","volume":"6","author":"Keller J. B.","year":"2003","unstructured":"J. B. Keller , R. W. Haddad , and S. G. Meier . Scheduler which discovers non-speculative nature of an instruction after issuing and reissues the instruction . United States Patent 6 , 564 ,315, May 2003 . J. B. Keller, R. W. Haddad, and S. G. Meier. Scheduler which discovers non-speculative nature of an instruction after issuing and reissues the instruction. United States Patent 6,564,315, May 2003.","journal-title":"United States Patent"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10011"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.612245"},{"key":"e_1_3_2_1_18_1","first-page":"163","article-title":"Computer processor with a replay system","volume":"6","author":"Merchant A. A.","year":"2000","unstructured":"A. A. Merchant , D. J. Sager , and D. D. Boggs . Computer processor with a replay system . United States Patent 6 , 163 ,838, December 2000 . A. A. Merchant, D. J. Sager, and D. D. Boggs. Computer processor with a replay system. United States Patent 6,163,838, December 2000.","journal-title":"United States Patent"},{"key":"e_1_3_2_1_19_1","first-page":"094","article-title":"Computer processor with a replay system having a plurality of checkers","volume":"6","author":"Merchant A. A.","year":"2000","unstructured":"A. A. Merchant , D. J. Sager , D. D. Boggs , and M. D. Upton . Computer processor with a replay system having a plurality of checkers . United States Patent 6 , 094 ,717, July 2000 . A. A. Merchant, D. J. Sager, D. D. Boggs, and M. D. Upton. Computer processor with a replay system having a plurality of checkers. United States Patent 6,094,717, July 2000.","journal-title":"United States Patent"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264189"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564005"},{"key":"e_1_3_2_1_22_1","first-page":"987","article-title":"Appartus for executing coded dependent instructions having variable latencies","volume":"5","author":"Panwar R.","year":"1999","unstructured":"R. Panwar and R. C. Hetherington . Appartus for executing coded dependent instructions having variable latencies . United States Patent 5 , 987 ,594, November 1999 . R. Panwar and R. C. Hetherington. Appartus for executing coded dependent instructions having variable latencies. United States Patent 5,987,594, November 1999.","journal-title":"United States Patent"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325117"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266814"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/520549.822775"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266804"},{"key":"e_1_3_2_1_29_1","first-page":"291","volume-title":"Wavescalar. In Proceedings of the 36th Annual International Symposium on Microarchitecture","author":"Swanson S.","year":"2003","unstructured":"S. Swanson , K. Michelson , A. Schwerin , and M. Oskin . Wavescalar. In Proceedings of the 36th Annual International Symposium on Microarchitecture , pages 291 -- 302 , December 2003 . S. Swanson, K. Michelson, A. Schwerin, and M. Oskin. Wavescalar. In Proceedings of the 36th Annual International Symposium on Microarchitecture, pages 291--302, December 2003."},{"key":"e_1_3_2_1_30_1","unstructured":"Trimaran: An infrastructure for research in instruction-level parallelism. http:\/\/www.trimaran.org.  Trimaran: An infrastructure for research in instruction-level parallelism. http:\/\/www.trimaran.org."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300983"},{"key":"e_1_3_2_1_32_1","volume-title":"E. Rotenberg, and T. Conte. A study of value speculative execution and misspeculation recovery in superscalar microprocessors. Technical report, ECE Department","author":"Zhou H.","year":"2000","unstructured":"H. Zhou , C. ying Fu , E. Rotenberg, and T. Conte. A study of value speculative execution and misspeculation recovery in superscalar microprocessors. Technical report, ECE Department , N. C. State University , January 2000 . H. Zhou, C. ying Fu, E. Rotenberg, and T. Conte. A study of value speculative execution and misspeculation recovery in superscalar microprocessors. Technical report, ECE Department, N. C. State University, January 2000."}],"event":{"name":"ASPLOS04: Architectural Support for Programming Languages and Operating Systems","location":"Boston MA USA","acronym":"ASPLOS04","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 11th international conference on Architectural support for programming languages and operating systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1024393.1024408","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1024393.1024408","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:31:34Z","timestamp":1750249894000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1024393.1024408"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,10,7]]},"references-count":31,"alternative-id":["10.1145\/1024393.1024408","10.1145\/1024393"],"URL":"https:\/\/doi.org\/10.1145\/1024393.1024408","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1037947.1024408","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/1037949.1024408","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/1037187.1024408","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2004,10,7]]},"assertion":[{"value":"2004-10-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}