{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:45:12Z","timestamp":1772163912851,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T00:00:00Z","timestamp":1097107200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,10,7]]},"DOI":"10.1145\/1024393.1024411","type":"proceedings-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T13:39:48Z","timestamp":1097156388000},"page":"144-155","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Helper threads via virtual multithreading on an experimental itanium\n                    <sup>\u00ae<\/sup>\n                    2 processor-based platform"],"prefix":"10.1145","author":[{"given":"Perry H.","family":"Wang","sequence":"first","affiliation":[{"name":"Intel Corp."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jamison D.","family":"Collins","sequence":"additional","affiliation":[{"name":"Intel Corp."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong","family":"Wang","sequence":"additional","affiliation":[{"name":"Intel Corp."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongkeun","family":"Kim","sequence":"additional","affiliation":[{"name":"Intel Corp. and University of Maryland, College Park, MD"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bill","family":"Greene","sequence":"additional","affiliation":[{"name":"Intel Corp."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai-Ming","family":"Chan","sequence":"additional","affiliation":[{"name":"Intel Corp."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aamir B.","family":"Yunus","sequence":"additional","affiliation":[{"name":"Intel Corp."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Terry","family":"Sych","sequence":"additional","affiliation":[{"name":"Intel Corp."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephen F.","family":"Moore","sequence":"additional","affiliation":[{"name":"Intel Corp."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John P.","family":"Shen","sequence":"additional","affiliation":[{"name":"Intel Corp."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,10,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10028"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325119"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379251"},{"key":"e_1_3_2_1_4_1","volume-title":"Threads Primer: A Guide to Multi-threaded Programming","author":"Berg D.","year":"1996","unstructured":"D. Berg and B. Lewis . Threads Primer: A Guide to Multi-threaded Programming . SunSoft Press , 1996 . D. Berg and B. Lewis. Threads Primer: A Guide to Multi-threaded Programming. SunSoft Press, 1996."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.877949"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.446.0885"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300995"},{"key":"e_1_3_2_1_8_1","volume-title":"Difficult-path Branch Prediction Using Subordinate Microthreads. In 29th International Symposium on Computer Architecture","author":"Chappell R. S.","year":"2002","unstructured":"R. S. Chappell , F. Tseng , A. Yoaz , and Y. N. Patt . Difficult-path Branch Prediction Using Subordinate Microthreads. In 29th International Symposium on Computer Architecture , Anchorage, AK , May 2002 . R. S. Chappell, F. Tseng, A. Yoaz, and Y. N. Patt. Difficult-path Branch Prediction Using Subordinate Microthreads. In 29th International Symposium on Computer Architecture, Anchorage, AK, May 2002."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564037"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379248"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263597"},{"key":"e_1_3_2_1_12_1","first-page":"75","volume-title":"Evaluation of Multithreaded Processors and Thread Switch Policies. In International Symposium on High Performance Computing","author":"Eickemeyer R.","year":"1997","unstructured":"R. Eickemeyer , R. Johnson , S. Kunkel , B.-H. Lim , M. Squillante , and C. Wu . Evaluation of Multithreaded Processors and Thread Switch Policies. In International Symposium on High Performance Computing , pages 75 -- 90 , Fukuoka, Japan , November 1997 . R. Eickemeyer, R. Johnson, S. Kunkel, B.-H. Lim, M. Squillante, and C. Wu. Evaluation of Multithreaded Processors and Thread Switch Policies. In International Symposium on High Performance Computing, pages 75--90, Fukuoka, Japan, November 1997."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115988"},{"key":"e_1_3_2_1_14_1","unstructured":"Graphviz - open source graph drawing software. http:\/\/www.research.att.com\/sw\/tools\/graphviz\/.  Graphviz - open source graph drawing software. http:\/\/www.research.att.com\/sw\/tools\/graphviz\/."},{"key":"e_1_3_2_1_15_1","volume-title":"20th International Performance, Computing, and Communications Conference","author":"Haskins J. W.","year":"2001","unstructured":"J. W. Haskins Jr ., K. R. Hirst , and K. Skadron . Inexpensive Throughput Enhancement in Small-Scale Embedded Micro- processors with Block Multithreading: Extensions, Characterization, and Tradeoffs. In 20th International Performance, Computing, and Communications Conference , April 2001 . J. W. Haskins Jr., K. R. Hirst, and K. Skadron. Inexpensive Throughput Enhancement in Small-Scale Embedded Micro- processors with Block Multithreading: Extensions, Characterization, and Tradeoffs. In 20th International Performance, Computing, and Communications Conference, April 2001."},{"key":"e_1_3_2_1_16_1","unstructured":"IBM DB2 Product Family. http:\/\/www.ibm.com\/software\/data\/db2\/.  IBM DB2 Product Family. http:\/\/www.ibm.com\/software\/data\/db2\/."},{"key":"e_1_3_2_1_17_1","unstructured":"Intel Itanium 2 Processor Reference Manual for Software Development and Optimization. Intel Corporation June 2002.  Intel Itanium 2 Processor Reference Manual for Software Development and Optimization. Intel Corporation June 2002."},{"key":"e_1_3_2_1_18_1","unstructured":"Intel Itanium Architecture Software Developer's Manual. Intel Corporation October 2002.  Intel Itanium Architecture Software Developer's Manual. Intel Corporation October 2002."},{"key":"e_1_3_2_1_19_1","volume-title":"International Symposium on Code Generation and Optimization","author":"Kim D.","year":"2004","unstructured":"D. Kim , S. Liao , P. Wang , J. del Cuvillo , X. Tian , X. Zou , H. Wang , D. Yeung , M. Girkar , and J. Shen . Physical Ex- perimentation with Prefetching Helper Threads on Intel's Hyper-Threaded Processors . In International Symposium on Code Generation and Optimization , March 2004 . D. Kim, S. Liao, P. Wang, J. del Cuvillo, X. Tian, X. Zou, H. Wang, D. Yeung, M. Girkar, and J. Shen. Physical Ex- perimentation with Prefetching Helper Threads on Intel's Hyper-Threaded Processors. In International Symposium on Code Generation and Optimization, March 2004."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605415"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.888704"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/512529.512544"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379250"},{"key":"e_1_3_2_1_24_1","author":"Marr D.","year":"2002","unstructured":"D. Marr , F. Binns , D. Hill , G. Hinton , D. Koufaty , J. Miller , and M. Upton . Hyper-Threading Technology Architecture and Microarchitecture. Intel Technology Journal , February 2002 . D. Marr, F. Binns, D. Hill, G. Hinton, D. Koufaty, J. Miller, and M. Upton. Hyper-Threading Technology Architecture and Microarchitecture. Intel Technology Journal, February 2002.","journal-title":"Hyper-Threading Technology Architecture and Microarchitecture. Intel Technology Journal"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377856"},{"key":"e_1_3_2_1_26_1","volume-title":"Comparative Evaluation of Latency Tolerance Techniques for Software Distributed Shared Memory. In 4th International Symposium on High Performance Computer Architecture","author":"Mowry T. C.","year":"1998","unstructured":"T. C. Mowry , C. Q. Chan , and A. K. Lo . Comparative Evaluation of Latency Tolerance Techniques for Software Distributed Shared Memory. In 4th International Symposium on High Performance Computer Architecture , February 1998 . T. C. Mowry, C. Q. Chan, and A. K. Lo. Comparative Evaluation of Latency Tolerance Techniques for Software Distributed Shared Memory. In 4th International Symposium on High Performance Computer Architecture, February 1998."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143488"},{"key":"e_1_3_2_1_28_1","volume-title":"New 130nm Itanium 2 Processors for","author":"Muljono H.","year":"2003","unstructured":"H. Muljono , S. Rusu , B. Cherkauer , and J. Stinson . New 130nm Itanium 2 Processors for 2003 . In Hot Chips , 2003. H. Muljono, S. Rusu, B. Cherkauer, and J. Stinson. New 130nm Itanium 2 Processors for 2003. In Hot Chips, 2003."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822823"},{"key":"e_1_3_2_1_30_1","volume-title":"Wong. Static Identification of Delinquent Loads. In International Symposium on Code Generation and Optimization","author":"Panait V.","year":"2004","unstructured":"V. Panait , A. Sasturkar , and W.- F. Wong. Static Identification of Delinquent Loads. In International Symposium on Code Generation and Optimization , March 2004 . V. Panait, A. Sasturkar, and W.-F. Wong. Static Identification of Delinquent Loads. In International Symposium on Code Generation and Optimization, March 2004."},{"key":"e_1_3_2_1_31_1","unstructured":"M. Poess and C. Floyd. New TPC Benchmarks for Decision Support and Web Commerce. http:\/\/www.tpc.org.  M. Poess and C. Floyd. New TPC Benchmarks for Decision Support and Web Commerce. http:\/\/www.tpc.org."},{"key":"e_1_3_2_1_32_1","volume-title":"Mini-threads: Increasing TLP on Small-Scale SMT Processors. In 9th International Symposium on High Performance Computer Architecture","author":"Redstone J.","year":"2003","unstructured":"J. Redstone , S. Eggers , and H. Levy . Mini-threads: Increasing TLP on Small-Scale SMT Processors. In 9th International Symposium on High Performance Computer Architecture , February 2003 . J. Redstone, S. Eggers, and H. Levy. Mini-threads: Increasing TLP on Small-Scale SMT Processors. In 9th International Symposium on High Performance Computer Architecture, February 2003."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291034"},{"key":"e_1_3_2_1_34_1","volume-title":"Speculative Data-Driven Multithreading. In 7th IEEE International Symposium on High Performance Computer Architecture","author":"Roth A.","year":"2001","unstructured":"A. Roth and G. Sohi . Speculative Data-Driven Multithreading. In 7th IEEE International Symposium on High Performance Computer Architecture , Jan 2001 . A. Roth and G. Sohi. Speculative Data-Driven Multithreading. In 7th IEEE International Symposium on High Performance Computer Architecture, Jan 2001."},{"key":"e_1_3_2_1_35_1","volume-title":"Digital Press","author":"Sites R.","year":"1992","unstructured":"R. Sites . Alpha Architecture Reference Manual . Digital Press , Newton, MA , 1992 . R. Sites. Alpha Architecture Reference Manual. Digital Press, Newton, MA, 1992."},{"key":"e_1_3_2_1_37_1","volume-title":"CPU2000 Documentation. http:\/\/www.spec.org\/osg\/cpu2000\/docs\/.","author":"SPEC","unstructured":"SPEC CPU2000 Documentation. http:\/\/www.spec.org\/osg\/cpu2000\/docs\/. SPEC CPU2000 Documentation. http:\/\/www.spec.org\/osg\/cpu2000\/docs\/."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224449"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/520549.822786"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165148"},{"key":"e_1_3_2_1_41_1","author":"Wang H.","year":"2002","unstructured":"H. Wang , P. Wang , R. D. Weldon , S. Ettinger , H. Saito , M. Girkar , S. Liao , and J. Shen . Speculative Precomputation: Exploring Use of Multithreading Technology for Latency. Intel Technology Journal , February 2002 . H. Wang, P. Wang, R. D. Weldon, S. Ettinger, H. Saito, M. Girkar, S. Liao, and J. Shen. Speculative Precomputation: Exploring Use of Multithreading Technology for Latency. Intel Technology Journal, February 2002.","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876458"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379246"}],"event":{"name":"ASPLOS04: Architectural Support for Programming Languages and Operating Systems","location":"Boston MA USA","acronym":"ASPLOS04","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 11th international conference on Architectural support for programming languages and operating systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1024393.1024411","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1024393.1024411","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:31:35Z","timestamp":1750249895000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1024393.1024411"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,10,7]]},"references-count":42,"alternative-id":["10.1145\/1024393.1024411","10.1145\/1024393"],"URL":"https:\/\/doi.org\/10.1145\/1024393.1024411","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1037947.1024411","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/1037949.1024411","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/1037187.1024411","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2004,10,7]]},"assertion":[{"value":"2004-10-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}