{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:55:28Z","timestamp":1750308928948,"version":"3.41.0"},"reference-count":44,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2004,12,1]],"date-time":"2004-12-01T00:00:00Z","timestamp":1101859200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2004,12]]},"abstract":"<jats:p>\n            Prefetching is often used to overlap memory latency with computation for array-based applications. However, prefetching for pointer-intensive applications remains a challenge because of the irregular memory access pattern and pointer-chasing problem. In this paper, we proposed a cooperative hardware\/software prefetching framework, the push architecture, which is designed specifically for linked data structures. The push architecture exploits program structure for future address generation instead of relying on past address history. It identifies the load instructions that traverse a LDS and uses a prefetch engine to execute them ahead of the CPU execution. This allows the prefetch engine to successfully generate future addresses. To overcome the serial nature of LDS address generation, the push architecture employs a novel data movement model. It attaches the prefetch engine to each level of the memory hierarchy and\n            <jats:italic>pushes<\/jats:italic>\n            , rather than\n            <jats:italic>pulls<\/jats:italic>\n            , data to the CPU. This push model decouples the pointer dereference from the transfer of the current node up to the processor. Thus a series of pointer dereferences becomes a pipelined process rather than a serial process. Simulation results show that the push architecture can reduce up to 100% of memory stall time on a suite of pointer-intensive applications, reducing overall execution time by an average 15%.\n          <\/jats:p>","DOI":"10.1145\/1044823.1044827","type":"journal-article","created":{"date-parts":[[2005,8,1]],"date-time":"2005-08-01T17:31:42Z","timestamp":1122917502000},"page":"445-475","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Tolerating memory latency through push prefetching for pointer-intensive applications"],"prefix":"10.1145","volume":"1","author":[{"given":"Chia-Lin","family":"Yang","sequence":"first","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alvin R.","family":"Lebeck","sequence":"additional","affiliation":[{"name":"Duke University, Durham, NC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hung-Wei","family":"Tseng","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chien-Hao","family":"Lee","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,12]]},"reference":[{"volume-title":"Proceedings of the 2nd International Symposium on High-Performance Computer Architecture. 254--263","author":"Alexander T.","key":"e_1_2_1_1_1","unstructured":"Alexander , T. and Kedem , G . 1996. Distributed predictive cache design for high performance memory system . In Proceedings of the 2nd International Symposium on High-Performance Computer Architecture. 254--263 . Alexander, T. and Kedem, G. 1996. Distributed predictive cache design for high performance memory system. In Proceedings of the 2nd International Symposium on High-Performance Computer Architecture. 254--263."},{"volume-title":"Proceedings of the 28th Annual International Symposium on Computer Architecture. 52--61","author":"Annavaram M. M.","key":"e_1_2_1_2_1","unstructured":"Annavaram , M. M. , Patel , J. M. , and Davidson , E. S . 2001. Data prefetching by dependence graph precomputation . In Proceedings of the 28th Annual International Symposium on Computer Architecture. 52--61 . 10.1145\/379240.379251 Annavaram, M. M., Patel, J. M., and Davidson, E. S. 2001. Data prefetching by dependence graph precomputation. In Proceedings of the 28th Annual International Symposium on Computer Architecture. 52--61. 10.1145\/379240.379251"},{"volume-title":"Proceedings of the 1991 Conference on Supercomputing. 176--186","author":"Baer J.-L.","key":"e_1_2_1_3_1","unstructured":"Baer , J.-L. and Chen , T . -F. 1991. An effective on-chip preloading scheme to reduce data access penalty . In Proceedings of the 1991 Conference on Supercomputing. 176--186 . 10.1145\/125826.125932 Baer, J.-L. and Chen, T.-F. 1991. An effective on-chip preloading scheme to reduce data access penalty. In Proceedings of the 1991 Conference on Supercomputing. 176--186. 10.1145\/125826.125932"},{"key":"e_1_2_1_4_1","volume-title":"T. M.","author":"Burger D. C.","year":"1996","unstructured":"Burger , D. C. , Austin , T. M. , and Bennett, S. 1996 . Evaluating Future Microprocessors the Simplescalar Tool Set. Tech. Rep. 1308, Computer Sciences Department, University of Wisconsin--Madison . July. Burger, D. C., Austin, T. M., and Bennett, S. 1996. Evaluating Future Microprocessors the Simplescalar Tool Set. Tech. Rep. 1308, Computer Sciences Department, University of Wisconsin--Madison. July."},{"volume-title":"Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS IV). 40--52","author":"Callahan D.","key":"e_1_2_1_5_1","unstructured":"Callahan , D. , Kennedy , K. , and Porterfield , A . 1991. Software prefetching . In Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS IV). 40--52 . 10.1145\/106972.106979 Callahan, D., Kennedy, K., and Porterfield, A. 1991. Software prefetching. In Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS IV). 40--52. 10.1145\/106972.106979"},{"volume-title":"Proceedings of 5th Symposium High-Performance Computer Architecture. 70--79","author":"Carter J.","key":"e_1_2_1_6_1","unstructured":"Carter , J. , Hsieh , W. , Stoller , L. , Swanson , M. , and Zhang , L . 1999. Impulse: Building a smarter memory controller . In Proceedings of 5th Symposium High-Performance Computer Architecture. 70--79 . Carter, J., Hsieh, W., Stoller, L., Swanson, M., and Zhang, L. 1999. Impulse: Building a smarter memory controller. In Proceedings of 5th Symposium High-Performance Computer Architecture. 70--79."},{"key":"e_1_2_1_7_1","volume-title":"Tech. Rep. CSL-TR-98-1365","author":"Chilimbi T.","year":"1998","unstructured":"Chilimbi , T. , Larus , J. , and Hill , M . 1998 . Improving Pointer-Based Codes through Cache-Concious Data Placement. Tech. Rep. CSL-TR-98-1365 , University of Wisconsin, Madison . March. Chilimbi, T., Larus, J., and Hill, M. 1998. Improving Pointer-Based Codes through Cache-Concious Data Placement. Tech. Rep. CSL-TR-98-1365, University of Wisconsin, Madison. March."},{"volume-title":"Proceedings of the SIGPLAN '99 Conference on Programming Language Design and Implementation. 13--24","author":"Chilimbi T. M.","key":"e_1_2_1_8_1","unstructured":"Chilimbi , T. M. , Davidson , B. , and Larus , J. R . 1999a. Cache-conscious structure definition . In Proceedings of the SIGPLAN '99 Conference on Programming Language Design and Implementation. 13--24 . 10.1145\/301618.301635 Chilimbi, T. M., Davidson, B., and Larus, J. R. 1999a. Cache-conscious structure definition. In Proceedings of the SIGPLAN '99 Conference on Programming Language Design and Implementation. 13--24. 10.1145\/301618.301635"},{"volume-title":"Proceedings of the SIGPLAN '99 Conference on Programming Language Design and Implementation. 1--12","author":"Chilimbi T. M.","key":"e_1_2_1_9_1","unstructured":"Chilimbi , T. M. , Hill , M. D. , and Larus , J. R . 1999b. Cache-conscious structure layout . In Proceedings of the SIGPLAN '99 Conference on Programming Language Design and Implementation. 1--12 . 10.1145\/301618.301633 Chilimbi, T. M., Hill, M. D., and Larus, J. R. 1999b. Cache-conscious structure layout. In Proceedings of the SIGPLAN '99 Conference on Programming Language Design and Implementation. 1--12. 10.1145\/301618.301633"},{"volume-title":"Proceedings of the 28th Annual International Symposium on Computer Architecture. 14--25","author":"Collins J. D.","key":"e_1_2_1_10_1","unstructured":"Collins , J. D. , Wang , H. , Tullsen , D. M. , Christopher , H. J. , Lee , Y. F. , Lavery , D. , and Shen , J. P . 2001. Speculative precomputation: Long-range prefetching of delinquent loads . In Proceedings of the 28th Annual International Symposium on Computer Architecture. 14--25 . 10.1145\/379240.379248 Collins, J. D., Wang, H., Tullsen, D. M., Christopher, H. J., Lee, Y. F., Lavery, D., and Shen, J. P. 2001. Speculative precomputation: Long-range prefetching of delinquent loads. In Proceedings of the 28th Annual International Symposium on Computer Architecture. 14--25. 10.1145\/379240.379248"},{"volume-title":"Proceedings of the ACM International Conference on Supercomputing. 176--186","author":"Dundas J.","key":"e_1_2_1_11_1","unstructured":"Dundas , J. and Mudge , T . 1997. Improving data cache performance by pre-executing instructions under a cache miss . In Proceedings of the ACM International Conference on Supercomputing. 176--186 . 10.1145\/263580.263597 Dundas, J. and Mudge, T. 1997. Improving data cache performance by pre-executing instructions under a cache miss. In Proceedings of the ACM International Conference on Supercomputing. 176--186. 10.1145\/263580.263597"},{"volume-title":"Proceedings of the 25th Annual International Symposium on Microarchitecture. 102--110","author":"Fu J. W. C.","key":"e_1_2_1_12_1","unstructured":"Fu , J. W. C. and Patel , J. H . 1992. Stride directed prefetching in scalar processors . In Proceedings of the 25th Annual International Symposium on Microarchitecture. 102--110 . Fu, J. W. C. and Patel, J. H. 1992. Stride directed prefetching in scalar processors. In Proceedings of the 25th Annual International Symposium on Microarchitecture. 102--110."},{"key":"e_1_2_1_13_1","unstructured":"Gwennap L. 1998. Alpha 21364 to ease memory bottleneck. Microprocessor Report.  Gwennap L. 1998. Alpha 21364 to ease memory bottleneck. Microprocessor Report."},{"volume-title":"Proceedings of the 24th Annual International Symposium on Computer Architecture. 252--263","author":"Joseph D.","key":"e_1_2_1_15_1","unstructured":"Joseph , D. and Grunwald , D . 1997. Prefetching using markov predictors . In Proceedings of the 24th Annual International Symposium on Computer Architecture. 252--263 . 10.1145\/264107.264207 Joseph, D. and Grunwald, D. 1997. Prefetching using markov predictors. In Proceedings of the 24th Annual International Symposium on Computer Architecture. 252--263. 10.1145\/264107.264207"},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the 17th Annual International Symposium on Computer Architecture. 364--373","author":"Jouppi N. P.","year":"1990","unstructured":"Jouppi , N. P. 1990 . Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers . In Proceedings of the 17th Annual International Symposium on Computer Architecture. 364--373 . 10.1145\/325164.325162 Jouppi, N. P. 1990. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In Proceedings of the 17th Annual International Symposium on Computer Architecture. 364--373. 10.1145\/325164.325162"},{"volume-title":"Proceedings of the 1999 International Conference on Computer Design. 192--201","author":"Kang Y.","key":"e_1_2_1_17_1","unstructured":"Kang , Y. , Huang , W. , Yoo , S.-M. , Keen , D. , Ge , Z. , Lam , V. , Pattnaik , P. , and Torrellas , J . 1999. Flexram: Toward an advanced intelligent memory system . In Proceedings of the 1999 International Conference on Computer Design. 192--201 . Kang, Y., Huang, W., Yoo, S.-M., Keen, D., Ge, Z., Lam, V., Pattnaik, P., and Torrellas, J. 1999. Flexram: Toward an advanced intelligent memory system. In Proceedings of the 1999 International Conference on Computer Design. 192--201."},{"volume-title":"Proceedings of 6th Symposium High-Performance Computer Architecture. 206--217","author":"Karlsson M.","key":"e_1_2_1_18_1","unstructured":"Karlsson , M. , Dahlgren , F. , and Stenstrom , P . 1999. A prefetching technique for irregular accesses to linked data structures . In Proceedings of 6th Symposium High-Performance Computer Architecture. 206--217 . Karlsson, M., Dahlgren, F., and Stenstrom, P. 1999. A prefetching technique for irregular accesses to linked data structures. In Proceedings of 6th Symposium High-Performance Computer Architecture. 206--217."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"volume-title":"Proceedings of the 18th Annual International Symposium on Computer Architecture. 43--53","author":"Klaiber A. C.","key":"e_1_2_1_20_1","unstructured":"Klaiber , A. C. and Levy , H. M . 1991. An architecture for software-controlled data prefetching . In Proceedings of the 18th Annual International Symposium on Computer Architecture. 43--53 . 10.1145\/115952.115958 Klaiber, A. C. and Levy, H. M. 1991. An architecture for software-controlled data prefetching. In Proceedings of the 18th Annual International Symposium on Computer Architecture. 43--53. 10.1145\/115952.115958"},{"key":"e_1_2_1_21_1","unstructured":"Kolb C. The rayshade user's guide. In http:\/\/graphics.stanford.edu\/- cek\/-rayshade.  Kolb C. The rayshade user's guide. In http:\/\/graphics.stanford.edu\/- cek\/-rayshade."},{"key":"e_1_2_1_22_1","volume-title":"Proceedings of the 8th Annual International Symposium on Computer Architecture. 81--87","author":"Kroft D.","year":"1981","unstructured":"Kroft , D. 1981 . Lockup-free instruction fetch\/prefetch cache organization . In Proceedings of the 8th Annual International Symposium on Computer Architecture. 81--87 . Kroft, D. 1981. Lockup-free instruction fetch\/prefetch cache organization. In Proceedings of the 8th Annual International Symposium on Computer Architecture. 81--87."},{"key":"e_1_2_1_23_1","doi-asserted-by":"crossref","unstructured":"Lebeck A. and Wood D. 1994. Cache profiling and the spec benchmarks: A case study. IEEE Computer. 15--26. 10.1109\/2.318580   Lebeck A. and Wood D. 1994. Cache profiling and the spec benchmarks: A case study. IEEE Computer. 15--26. 10.1109\/2.318580","DOI":"10.1109\/2.318580"},{"key":"e_1_2_1_24_1","unstructured":"Leibson S. 2000. Xscale (strongarm-2) muscles. Microprocessor Report.  Leibson S. 2000. Xscale (strongarm-2) muscles. Microprocessor Report."},{"volume-title":"Proceedings of the 28th Annual International Symposium on Microarchitecture. 252--263","author":"Lipasti M. H.","key":"e_1_2_1_25_1","unstructured":"Lipasti , M. H. , Schmidt , W. J. , Kunkel , S. R. , and Roediger , R. R . 1995. Spaid: Software prefetching in pointer- and call-intensive environments . In Proceedings of the 28th Annual International Symposium on Microarchitecture. 252--263 . Lipasti, M. H., Schmidt, W. J., Kunkel, S. R., and Roediger, R. R. 1995. Spaid: Software prefetching in pointer- and call-intensive environments. In Proceedings of the 28th Annual International Symposium on Microarchitecture. 252--263."},{"key":"e_1_2_1_26_1","volume-title":"Proceedings of the 28th Annual International Symposium on Computer Architecture. 40--51","author":"Luk C.-K.","year":"2001","unstructured":"Luk , C.-K. 2001 . Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors . In Proceedings of the 28th Annual International Symposium on Computer Architecture. 40--51 . 10.1145\/379240.379250 Luk, C.-K. 2001. Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors. In Proceedings of the 28th Annual International Symposium on Computer Architecture. 40--51. 10.1145\/379240.379250"},{"volume-title":"Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VII). 222--233","author":"Luk C.-K.","key":"e_1_2_1_27_1","unstructured":"Luk , C.-K. and Mowry , T. C . 1996. Compiler based prefetching for recursive data structure . In Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VII). 222--233 . 10.1145\/237090.237190 Luk, C.-K. and Mowry, T. C. 1996. Compiler based prefetching for recursive data structure. In Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VII). 222--233. 10.1145\/237090.237190"},{"volume-title":"Proceedings of the 10th International Conference on Supercomputing. 133--139","author":"Mehrotra S.","key":"e_1_2_1_28_1","unstructured":"Mehrotra , S. and Harrison , L . 1996. Examination of a memory access classification scheme for pointer-intensive and numeric program . In Proceedings of the 10th International Conference on Supercomputing. 133--139 . 10.1145\/237578.237595 Mehrotra, S. and Harrison, L. 1996. Examination of a memory access classification scheme for pointer-intensive and numeric program. In Proceedings of the 10th International Conference on Supercomputing. 133--139. 10.1145\/237578.237595"},{"volume-title":"Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating System. 62--73","author":"Mowry T. C.","key":"e_1_2_1_29_1","unstructured":"Mowry , T. C. , Lam , M. S. , and Gupta , A . 1992. Design and evaluation of a compiler algorithm for prefetching . In Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating System. 62--73 . 10.1145\/143365.143488 Mowry, T. C., Lam, M. S., and Gupta, A. 1992. Design and evaluation of a compiler algorithm for prefetching. In Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating System. 62--73. 10.1145\/143365.143488"},{"volume-title":"Proceedings of the 25th Annual International Symposium on Computer Architecture. 192--203","author":"Oskin M.","key":"e_1_2_1_30_1","unstructured":"Oskin , M. , Chong , F. T. , and Sherwood , T . 1998. Active pages: a computation model for intelligent memory . In Proceedings of the 25th Annual International Symposium on Computer Architecture. 192--203 . 10.1145\/279358.279387 Oskin, M., Chong, F. T., and Sherwood, T. 1998. Active pages: a computation model for intelligent memory. In Proceedings of the 25th Annual International Symposium on Computer Architecture. 192--203. 10.1145\/279358.279387"},{"key":"e_1_2_1_31_1","doi-asserted-by":"crossref","unstructured":"Patterson D. Andreson T. Cardwell N. Fromm R. Keaton K. Kazyrakis C. Thomas R. and Yellick K. 1997. A case for intelligent ram. IEEE Micro. 34--44. 10.1109\/40.592312   Patterson D. Andreson T. Cardwell N. Fromm R. Keaton K. Kazyrakis C. Thomas R. and Yellick K. 1997. A case for intelligent ram. IEEE Micro. 34--44. 10.1109\/40.592312","DOI":"10.1109\/40.592312"},{"volume-title":"Proceedings of International Conference on Parallel Processing. 461--471","author":"Pleszkun A. R.","key":"e_1_2_1_32_1","unstructured":"Pleszkun , A. R. and Davidson , E. S . 1983. Structured memory access architecture . In Proceedings of International Conference on Parallel Processing. 461--471 . Pleszkun, A. R. and Davidson, E. S. 1983. Structured memory access architecture. In Proceedings of International Conference on Parallel Processing. 461--471."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/201059.201065"},{"volume-title":"Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VIII). 115--126","author":"Roth A.","key":"e_1_2_1_35_1","unstructured":"Roth , A. , Moshovos , A. , and Sohi , G . 1998. Dependence based prefetching for linked data structures . In Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VIII). 115--126 . 10.1145\/291069.291034 Roth, A., Moshovos, A., and Sohi, G. 1998. Dependence based prefetching for linked data structures. In Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VIII). 115--126. 10.1145\/291069.291034"},{"volume-title":"Proceedings of the 26th Annual International Symposium on Computer Architecture. 111--121","author":"Roth A.","key":"e_1_2_1_36_1","unstructured":"Roth , A. and Sohi , G . 1999. Effective jump-pointer prefetching for linked data structures . In Proceedings of the 26th Annual International Symposium on Computer Architecture. 111--121 . 10.1145\/300979.300989 Roth, A. and Sohi, G. 1999. Effective jump-pointer prefetching for linked data structures. In Proceedings of the 26th Annual International Symposium on Computer Architecture. 111--121. 10.1145\/300979.300989"},{"volume-title":"Proceedings of 7th Symposium High-Performance Computer Architecture. 134--143","author":"Roth A.","key":"e_1_2_1_37_1","unstructured":"Roth , A. and Sohi , G . 2001. Speculative data-driven multithreading . In Proceedings of 7th Symposium High-Performance Computer Architecture. 134--143 . Roth, A. and Sohi, G. 2001. Speculative data-driven multithreading. In Proceedings of 7th Symposium High-Performance Computer Architecture. 134--143."},{"key":"e_1_2_1_38_1","volume-title":"Proceedings of the International Society for Optical Engineers. 241--248","author":"Smith B.","year":"1982","unstructured":"Smith , B. 1982 a. Architecture and applications of the hep multiprocessor computer system . In Proceedings of the International Society for Optical Engineers. 241--248 . Smith, B. 1982a. Architecture and applications of the hep multiprocessor computer system. In Proceedings of the International Society for Optical Engineers. 241--248."},{"key":"e_1_2_1_39_1","volume-title":"Proceedings of the 9th Annual International Symposium on Computer Architecture. 112--119","author":"Smith J. E.","year":"1982","unstructured":"Smith , J. E. 1982 b. Decoupled access\/execute computer architectures . In Proceedings of the 9th Annual International Symposium on Computer Architecture. 112--119 . Smith, J. E. 1982b. Decoupled access\/execute computer architectures. In Proceedings of the 9th Annual International Symposium on Computer Architecture. 112--119."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.48865"},{"volume-title":"Proceedings of the 29th Annual International Symposium on Computer Architecture. 171--182","author":"Solihin Y.","key":"e_1_2_1_41_1","unstructured":"Solihin , Y. , Lee , J. , and Torrellas , J . 2002. Using a user-level memory thread for correlation prefetching . In Proceedings of the 29th Annual International Symposium on Computer Architecture. 171--182 . Solihin, Y., Lee, J., and Torrellas, J. 2002. Using a user-level memory thread for correlation prefetching. In Proceedings of the 29th Annual International Symposium on Computer Architecture. 171--182."},{"volume-title":"Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS IX). 257--268","author":"Sundaramoorthy K.","key":"e_1_2_1_42_1","unstructured":"Sundaramoorthy , K. , Purser , Z. , and Rotenberg , E . 2000. Slipstream processors: Improving both performance and fault tolerance . In Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS IX). 257--268 . 10.1145\/378993.379247 Sundaramoorthy, K., Purser, Z., and Rotenberg, E. 2000. Slipstream processors: Improving both performance and fault tolerance. In Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS IX). 257--268. 10.1145\/378993.379247"},{"key":"e_1_2_1_43_1","volume-title":"Tech. Rep. ARCTiC-99-05, Department of Electrical and Computer Engineering","author":"VanderWiel S.","year":"1999","unstructured":"VanderWiel , S. and Lilja , D. J . 1999 . A Compiler-Assisted Data Prefetch Controller . Tech. Rep. ARCTiC-99-05, Department of Electrical and Computer Engineering , University of Minnesota . May. VanderWiel, S. and Lilja, D. J. 1999. A Compiler-Assisted Data Prefetch Controller. Tech. Rep. ARCTiC-99-05, Department of Electrical and Computer Engineering, University of Minnesota. May."},{"volume-title":"Proceedings of the ACM International Conference on Supercomputing. 176--186","author":"Yang C.","key":"e_1_2_1_44_1","unstructured":"Yang , C. and Lebeck , A. R . 2000. Push vs. pull: Data movement for linked data structures . In Proceedings of the ACM International Conference on Supercomputing. 176--186 . 10.1145\/335231.335248 Yang, C. and Lebeck, A. R. 2000. Push vs. pull: Data movement for linked data structures. In Proceedings of the ACM International Conference on Supercomputing. 176--186. 10.1145\/335231.335248"},{"volume-title":"Proceedings of the 22nd Annual International Symposium on Computer Architecture. 188--200","author":"Zhang Z.","key":"e_1_2_1_45_1","unstructured":"Zhang , Z. and Torrellas , J . 1995. Speeding up irregular applications in shared-memory multiprocessors: Memory binding and group prefetching . In Proceedings of the 22nd Annual International Symposium on Computer Architecture. 188--200 . 10.1145\/223982.224423 Zhang, Z. and Torrellas, J. 1995. Speeding up irregular applications in shared-memory multiprocessors: Memory binding and group prefetching. In Proceedings of the 22nd Annual International Symposium on Computer Architecture. 188--200. 10.1145\/223982.224423"},{"volume-title":"Proceedings of the 28th Annual International Symposium on Computer Architecture. 2--13","author":"Zilles C. B.","key":"e_1_2_1_46_1","unstructured":"Zilles , C. B. and Sohi , G . 2001. Execution-base prediction using speculative slices . In Proceedings of the 28th Annual International Symposium on Computer Architecture. 2--13 . 10.1145\/379240.379246 Zilles, C. B. and Sohi, G. 2001. Execution-base prediction using speculative slices. In Proceedings of the 28th Annual International Symposium on Computer Architecture. 2--13. 10.1145\/379240.379246"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1044823.1044827","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1044823.1044827","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:36:48Z","timestamp":1750282608000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1044823.1044827"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,12]]},"references-count":44,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2004,12]]}},"alternative-id":["10.1145\/1044823.1044827"],"URL":"https:\/\/doi.org\/10.1145\/1044823.1044827","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2004,12]]},"assertion":[{"value":"2004-12-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}