{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:58:07Z","timestamp":1750309087331,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,2,20]],"date-time":"2005-02-20T00:00:00Z","timestamp":1108857600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,2,20]]},"DOI":"10.1145\/1046192.1046194","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"3-13","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Using bus-based connections to improve field-programmable gate array density for implementing datapath circuits"],"prefix":"10.1145","author":[{"given":"Andy","family":"Ye","sequence":"first","affiliation":[{"name":"University of Toronto, Toronto, Ontario, Canada"}]},{"given":"Jonathan","family":"Rose","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, Ontario, Canada"}]}],"member":"320","published-online":{"date-parts":[[2005,2,20]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1895","author":"Chen D.","year":"1992","unstructured":"D. Chen and J. Rabaey , \"A Reconfigurable Multiprocessor IC for Rapid Prototyping of Algorithmic-Specific High-Speed DSP Data Paths,\" JSSC , Dec. 1992 , pp. 1895 -- 1904 . D. Chen and J. Rabaey, \"A Reconfigurable Multiprocessor IC for Rapid Prototyping of Algorithmic-Specific High-Speed DSP Data Paths,\" JSSC, Dec. 1992, pp.1895--1904.","journal-title":"\"A Reconfigurable Multiprocessor IC for Rapid Prototyping of Algorithmic-Specific High-Speed DSP Data Paths,\" JSSC"},{"key":"e_1_3_2_1_2_1","first-page":"169","author":"Yeung A.","year":"1993","unstructured":"A. Yeung and J. Rabaey , \"A Reconfigurable Data Driven Multi-Processor Architecture for Rapid Prototyping of High Throughput DSP Algorithms,\" HICCS , Jan. 1993 , pp. 169 -- 178 . A. Yeung and J. Rabaey, \"A Reconfigurable Data Driven Multi-Processor Architecture for Rapid Prototyping of High Throughput DSP Algorithms,\" HICCS, Jan. 1993, pp.169--178.","journal-title":"\"A Reconfigurable Data Driven Multi-Processor Architecture for Rapid Prototyping of High Throughput DSP Algorithms,\" HICCS"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/258305.258315"},{"key":"e_1_3_2_1_4_1","first-page":"329","author":"Cherepacha D.","year":"1996","unstructured":"D. Cherepacha and D. Lewis , \"DP-FPGA: An FPGA Architecture Optimized for Datapaths,\" VLSI Design , 1996 , pp. 329 -- 343 . D. Cherepacha and D. Lewis, \"DP-FPGA: An FPGA Architecture Optimized for Datapaths,\" VLSI Design, 1996, pp.329--343.","journal-title":"\"DP-FPGA: An FPGA Architecture Optimized for Datapaths,\" VLSI Design"},{"key":"e_1_3_2_1_5_1","first-page":"237","volume-title":"Aug.","author":"Ebeling C.","year":"1996","unstructured":"C. Ebeling , et. al, \"RaPiD -- Reconfigurable Pipelined Data-path,\" FPL , Aug. 1996 , pp. 237 -- 241 . C. Ebeling, et. al, \"RaPiD -- Reconfigurable Pipelined Data-path,\" FPL, Aug. 1996, pp. 237--241."},{"key":"e_1_3_2_1_6_1","first-page":"24","author":"Hauser J.","year":"1997","unstructured":"J. Hauser and J. Wawrzynek , \"Garp: A MIPS Processor with a Reconfigurable Coprocessor,\" FCCM , Apr. 1997 , pp. 24 -- 33 . J. Hauser and J. Wawrzynek, \"Garp: A MIPS Processor with a Reconfigurable Coprocessor,\" FCCM, Apr. 1997, pp.24--33.","journal-title":"\"Garp: A MIPS Processor with a Reconfigurable Coprocessor,\" FCCM"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"e_1_3_2_1_8_1","first-page":"2","author":"Miyamori T.","year":"1998","unstructured":"T. Miyamori and K. Olukotun , \"A Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications,\" FCCM , Apr. 1998 , pp. 2 -- 11 . T. Miyamori and K. Olukotun, \"A Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications,\" FCCM, Apr. 1998, pp.2--11.","journal-title":"\"A Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications,\" FCCM"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296444"},{"key":"e_1_3_2_1_10_1","first-page":"205","volume-title":"Apr. 2000","author":"Alsolaim A.","unstructured":"A. Alsolaim , et. al, \"Architecture and Application of a Dynamically Reconfigurable Hardware Array for Future Mobile Communication Systems,\" FCCM , Apr. 2000 , pp. 205 -- 214 . A. Alsolaim, et. al, \"Architecture and Application of a Dynamically Reconfigurable Hardware Array for Future Mobile Communication Systems,\" FCCM, Apr. 2000, pp.205--214."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611846"},{"key":"e_1_3_2_1_13_1","volume-title":"Feb.","author":"Betz V.","year":"1999","unstructured":"V. Betz , J. Rose , and A. Marquardt , Architecture and CAD for Deep-Submicron FPGAs , Feb. 1999 , Kluwer Academic Publishers . V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Feb. 1999, Kluwer Academic Publishers."},{"key":"e_1_3_2_1_14_1","unstructured":"Altera Documentation Library Sep. 2004 Altera Corporation.  Altera Documentation Library Sep. 2004 Altera Corporation."},{"key":"e_1_3_2_1_15_1","unstructured":"Xilinx Data Sheets 2004 Xilinx Inc.  Xilinx Data Sheets 2004 Xilinx Inc."},{"key":"e_1_3_2_1_16_1","first-page":"277","author":"Rose J.","year":"1991","unstructured":"J. Rose and S. Brown , \"Flexibility of Interconnection Structures for Field-Programmable Gate Arrays,\" JSSC , Mar. 1991 , pp. 277 -- 282 . J. Rose and S. Brown, \"Flexibility of Interconnection Structures for Field-Programmable Gate Arrays,\" JSSC, Mar. 1991, pp.277--282.","journal-title":"\"Flexibility of Interconnection Structures for Field-Programmable Gate Arrays,\" JSSC"},{"key":"e_1_3_2_1_17_1","first-page":"275","author":"Brown S.","year":"1996","unstructured":"S. Brown , G. Lemieux , and M. Khellah , \"Segmented Routing for Speed-Performance and Routability in Field-Programmable Gate Arrays,\" J-VLSI , 1996 , pp. 275 -- 291 . S. Brown, G. Lemieux, and M. Khellah, \"Segmented Routing for Speed-Performance and Routability in Field-Programmable Gate Arrays,\" J-VLSI, 1996, pp.275--291.","journal-title":"\"Segmented Routing for Speed-Performance and Routability in Field-Programmable Gate Arrays,\" J-VLSI"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.711315"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296428"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360302"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503052"},{"key":"e_1_3_2_1_22_1","first-page":"219","author":"Ye A.","year":"2002","unstructured":"A. Ye , J. Rose , and D. Lewis , \"Synthesizing Datapath Circuits for FPGAs with Emphasis on Area Minimization,\" FPT , Dec. 2002 , pp. 219 -- 227 . A. Ye, J. Rose, and D. Lewis, \"Synthesizing Datapath Circuits for FPGAs with Emphasis on Area Minimization,\" FPT, Dec. 2002, pp.219--227.","journal-title":"\"Synthesizing Datapath Circuits for FPGAs with Emphasis on Area Minimization,\" FPT"},{"key":"e_1_3_2_1_23_1","first-page":"129","volume-title":"Dec. 2004","author":"Ye A.","unstructured":"A. Ye and J. Rose , \" Using Multi-Bit Logic Blocks and Automated Packing to Improve Field-Programmable Gate Array Density for Implementing Datapath Circuits,\" FPT , Dec. 2004 , pp. 129 -- 136 . A. Ye and J. Rose, \"Using Multi-Bit Logic Blocks and Automated Packing to Improve Field-Programmable Gate Array Density for Implementing Datapath Circuits,\" FPT, Dec. 2004, pp.129--136."},{"key":"e_1_3_2_1_24_1","unstructured":"A. Ye \"Field-Programmable Gate Array Architectures and Algorithms Optimized for Implementing Datapath Circuits \" Ph.D. Thesis Jun. 2004 University of Toronto (http:\/\/www.eecg.toronto.edu\/~jayar\/pubs\/theses\/Ye\/AndyYe.pdf).   A. Ye \"Field-Programmable Gate Array Architectures and Algorithms Optimized for Implementing Datapath Circuits \" Ph.D. Thesis Jun. 2004 University of Toronto (http:\/\/www.eecg.toronto.edu\/~jayar\/pubs\/theses\/Ye\/AndyYe.pdf)."},{"key":"e_1_3_2_1_25_1","first-page":"61","author":"Ye A.","year":"2003","unstructured":"A. Ye , J. Rose , and D. Lewis , \"Architecture of Datapath-Oriented Coarse-Grain Logic and Routing for FPGAs,\" CICC , Sep. 2003 , pp. 61 -- 64 . A. Ye, J. Rose, and D. Lewis, \"Architecture of Datapath-Oriented Coarse-Grain Logic and Routing for FPGAs,\" CICC, Sep. 2003, pp.61--64.","journal-title":"\"Architecture of Datapath-Oriented Coarse-Grain Logic and Routing for FPGAs,\""},{"key":"e_1_3_2_1_26_1","first-page":"31.2.1","volume-title":"May","author":"Hseih H.","year":"1990","unstructured":"H. Hseih , , \" Third-Generation Architecture Boosts Speed and Density of Field-Programmable Gate Arrays,\" CICC , May 1990 , pp. 31.2.1 -- 31.2.7 . H. Hseih, et al, \"Third-Generation Architecture Boosts Speed and Density of Field-Programmable Gate Arrays,\" CICC, May 1990, pp.31.2.1--31.2.7."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.655177"},{"key":"e_1_3_2_1_28_1","first-page":"1217","author":"Rose J.","year":"1990","unstructured":"J. Rose , R. Francis , D. Lewis , and P. Chow , \"Architecture of Field-Programmable Gate Arrays: The Effect of Logic Block Functionality on Area Efficiency,\" JSSC , Oct. 1990 , pp. 1217 -- 1225 . J. Rose, R. Francis, D. Lewis, and P. Chow, \"Architecture of Field-Programmable Gate Arrays: The Effect of Logic Block Functionality on Area Efficiency,\" JSSC, Oct. 1990, pp.1217--1225.","journal-title":"\"Architecture of Field-Programmable Gate Arrays: The Effect of Logic Block Functionality on Area Efficiency,\" JSSC"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360299"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329208"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.820764"},{"key":"e_1_3_2_1_33_1","first-page":"49","volume-title":"Nov. 2003","author":"Leventis P.","unstructured":"P. Leventis , : A Low-Cost, High-Performance FPGA,\" CICC , Nov. 2003 , pp. 49 -- 52 . P. Leventis, et al, \"Cyclone: A Low-Cost, High-Performance FPGA,\" CICC, Nov. 2003, pp.49--52."},{"key":"e_1_3_2_1_34_1","unstructured":"Pico-Java Processor Design Documentation Sun Microsystems 1999.  Pico-Java Processor Design Documentation Sun Microsystems 1999."}],"event":{"name":"FPGA05: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA05"},"container-title":["Proceedings of the 2005 ACM\/SIGDA 13th international symposium on Field-programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046194","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1046192.1046194","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:43:34Z","timestamp":1750286614000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046194"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,2,20]]},"references-count":34,"alternative-id":["10.1145\/1046192.1046194","10.1145\/1046192"],"URL":"https:\/\/doi.org\/10.1145\/1046192.1046194","relation":{},"subject":[],"published":{"date-parts":[[2005,2,20]]},"assertion":[{"value":"2005-02-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}