{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T08:12:31Z","timestamp":1768464751657,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,2,20]],"date-time":"2005-02-20T00:00:00Z","timestamp":1108857600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,2,20]]},"DOI":"10.1145\/1046192.1046196","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"21-29","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":25,"title":["HARP"],"prefix":"10.1145","author":[{"given":"Satish","family":"Sivaswamy","sequence":"first","affiliation":[{"name":"University of Minnesota, Minneapolis, MN"}]},{"given":"Gang","family":"Wang","sequence":"additional","affiliation":[{"name":"University of California, Santa Barbara, Santa Barbara, CA"}]},{"given":"Cristinel","family":"Ababei","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN"}]},{"given":"Kia","family":"Bazargan","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN"}]},{"given":"Ryan","family":"Kastner","sequence":"additional","affiliation":[{"name":"University of California, Santa Barbara, Santa Barbara, CA"}]},{"given":"Eli","family":"Bozorgzadeh","sequence":"additional","affiliation":[{"name":"University of California, Irvine, Irvine, CA"}]}],"member":"320","published-online":{"date-parts":[[2005,2,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968287"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/647924.738755"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/553523"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337582"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/225871.225886"},{"key":"e_1_3_2_1_6_1","volume-title":"dissertation","author":"DeHon A.","year":"1996","unstructured":"A. DeHon , \" Reconfigurable architectures for general-purpose computing\", Ph. D. dissertation , Massachusetts Institute of Technology , 1996 . A. DeHon, \"Reconfigurable architectures for general-purpose computing\", Ph.D. dissertation, Massachusetts Institute of Technology, 1996."},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of International Conference on Field Programmable Logic and Applications","author":"Gayasen A.","year":"2004","unstructured":"A. Gayasen , K. Lee , N. Vijaykrishnan , M. Kandemir , M.J. Irwin , and T. Tuan \"A Dual-VDD Low Power FPGA Architecture\". In Proceedings of International Conference on Field Programmable Logic and Applications , 2004 . A. Gayasen, K. Lee, N. Vijaykrishnan, M. Kandemir, M.J. Irwin, and T. Tuan \"A Dual-VDD Low Power FPGA Architecture\". In Proceedings of International Conference on Field Programmable Logic and Applications, 2004."},{"key":"e_1_3_2_1_8_1","unstructured":"HARP Architecture Generator and P&R Tool URL htpp:\/\/www.ece.umn.edu\/users\/kia\/ (click on the Download link)  HARP Architecture Generator and P&R Tool URL htpp:\/\/www.ece.umn.edu\/users\/kia\/ (click on the Download link)"},{"key":"e_1_3_2_1_9_1","unstructured":"The International Techonlogy Road Map for Semiconductors 2003 Edition.  The International Techonlogy Road Map for Semiconductors 2003 Edition."},{"key":"e_1_3_2_1_10_1","volume-title":"FPGA Routing Structures: A Novel Switch Block and Depopulated interconnect Matrix Architecture. M.A.Sc. Thesis","author":"Masud M. Imran","year":"1999","unstructured":"M. Imran Masud . FPGA Routing Structures: A Novel Switch Block and Depopulated interconnect Matrix Architecture. M.A.Sc. Thesis , University of British-Columbia , 1999 . M. Imran Masud. FPGA Routing Structures: A Novel Switch Block and Depopulated interconnect Matrix Architecture. M.A.Sc. Thesis, University of British-Columbia, 1999."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382645"},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings of International Conference on Computer Aided Design","author":"Kastner R.","year":"2000","unstructured":"R. Kastner , E. Bozorgzadeh , and M. Sarrafzadeh , \" Predictable Routing \", In Proceedings of International Conference on Computer Aided Design , 2000 . R. Kastner, E. Bozorgzadeh, and M. Sarrafzadeh, \"Predictable Routing\", In Proceedings of International Conference on Computer Aided Design, 2000."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1013891"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379741"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775984"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/647929.740248"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.75006"},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of IEEE Custom Integrated Circuits Conference","author":"Tong K.Y.","year":"2003","unstructured":"K.Y. Tong , V. Kheterpal , V. Rovner , L. Pileggi , H. Schmit \" Regular Logic Fabrics for a Via Patterned Gate Array (VPGA) \". In Proceedings of IEEE Custom Integrated Circuits Conference , 2003 . K.Y. Tong, V. Kheterpal, V. Rovner, L. Pileggi, H. Schmit \"Regular Logic Fabrics for a Via Patterned Gate Array (VPGA)\". In Proceedings of IEEE Custom Integrated Circuits Conference, 2003."},{"key":"e_1_3_2_1_19_1","volume-title":"http:\/\/www.ece.ucsb.edu\/~express\/software.html","author":"Pattern VPR","year":"2004","unstructured":"VPR Pattern Finder URL , http:\/\/www.ece.ucsb.edu\/~express\/software.html , 2004 . VPR Pattern Finder URL, http:\/\/www.ece.ucsb.edu\/~express\/software.html, 2004."},{"key":"e_1_3_2_1_21_1","unstructured":"XC4000 FPGA Family Data Sheet. Xilinx Inc.  XC4000 FPGA Family Data Sheet. Xilinx Inc."},{"key":"e_1_3_2_1_22_1","volume-title":"Proceedings of Custom Integrated Circuits Conference","author":"Ran Y.","year":"2004","unstructured":"Y. Ran , and M. Marek-Sadowska , Designing a Via-Configurable Regular Fabric . In Proceedings of Custom Integrated Circuits Conference ( 2004 ). Y. Ran, and M. Marek-Sadowska, Designing a Via-Configurable Regular Fabric. In Proceedings of Custom Integrated Circuits Conference (2004)."},{"key":"e_1_3_2_1_23_1","volume-title":"Report","author":"Yang S.","year":"1991","unstructured":"S. Yang , \" Logic Synthesis and Optimization Benchmarks , Version 3.0\", Tech. Report , Microelectronics Centre of North Carolina , 1991 . S. Yang, \"Logic Synthesis and Optimization Benchmarks, Version 3.0\", Tech. Report, Microelectronics Centre of North Carolina, 1991."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/946246.946571"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774600"}],"event":{"name":"FPGA05: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays 2005","location":"Monterey California USA","acronym":"FPGA05","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2005 ACM\/SIGDA 13th international symposium on Field-programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046196","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1046192.1046196","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:43:34Z","timestamp":1750286614000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046196"}},"subtitle":["hard-wired routing pattern FPGAs"],"short-title":[],"issued":{"date-parts":[[2005,2,20]]},"references-count":24,"alternative-id":["10.1145\/1046192.1046196","10.1145\/1046192"],"URL":"https:\/\/doi.org\/10.1145\/1046192.1046196","relation":{},"subject":[],"published":{"date-parts":[[2005,2,20]]},"assertion":[{"value":"2005-02-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}