{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:08:11Z","timestamp":1763467691775,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,2,20]],"date-time":"2005-02-20T00:00:00Z","timestamp":1108857600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,2,20]]},"DOI":"10.1145\/1046192.1046198","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"33-40","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["Skew-programmable clock design for FPGA and skew-aware placement"],"prefix":"10.1145","author":[{"given":"Chao-Yang","family":"Yeh","sequence":"first","affiliation":[{"name":"University of California, Santa Barbara, CA"}]},{"given":"Malgorzata","family":"Marek-Sadowska","sequence":"additional","affiliation":[{"name":"University of California, Santa Barbara, CA"}]}],"member":"320","published-online":{"date-parts":[[2005,2,20]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"ITC'99 benchmarks www.cerc.utexas.edu\/itc99-benchmarks  ITC'99 benchmarks www.cerc.utexas.edu\/itc99-benchmarks"},{"key":"e_1_3_2_1_2_1","unstructured":"M. S. Bazaraa J. J. Jarvis \"Linear programming and network Flows\" New York Wiley 1977.   M. S. Bazaraa J. J. Jarvis \"Linear programming and network Flows\" New York Wiley 1977."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277119"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/74382.74444"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329208"},{"key":"e_1_3_2_1_8_1","first-page":"11","article-title":"RITUAL: a performance driven placement algorithm","volume":"39","author":"Srinivasan A.","year":"1992","unstructured":"A. Srinivasan , K. Chaudhary , E.S. Kuh , \" RITUAL: a performance driven placement algorithm \", Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on , Volume: 39 Issue: 11 , Nov. 1992 pp: 825--840. A. Srinivasan, K. Chaudhary, E.S. Kuh, \"RITUAL: a performance driven placement algorithm\", Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, Volume: 39 Issue: 11, Nov. 1992 pp: 825--840.","journal-title":"Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503067"},{"key":"e_1_3_2_1_10_1","volume-title":"Kluwer Academic Publisher","author":"Sherwani N.","year":"1995","unstructured":"N. Sherwani , \"Algorithms for VLSI Physical Design Automation\" , Kluwer Academic Publisher , 1995 . N. Sherwani, \"Algorithms for VLSI Physical Design Automation\", Kluwer Academic Publisher, 1995."},{"volume-title":"Clock Generation and Distribution for the First IA-64 Microprocessor","author":"Tam S.","key":"e_1_3_2_1_11_1","unstructured":"S. Tam , S. Rusu , U. N. Desai , R. Kim , J. Zhang and I. Young , \" Clock Generation and Distribution for the First IA-64 Microprocessor \", IEEE journal of solid-state circuits, vol. 35 , no. 11, november 2000. S. Tam, S. Rusu, U. N. Desai, R. Kim, J. Zhang and I. Young, \"Clock Generation and Distribution for the First IA-64 Microprocessor\", IEEE journal of solid-state circuits, vol. 35, no. 11, november 2000."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009980"}],"event":{"name":"FPGA05: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA05"},"container-title":["Proceedings of the 2005 ACM\/SIGDA 13th international symposium on Field-programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046198","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1046192.1046198","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:43:34Z","timestamp":1750286614000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046198"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,2,20]]},"references-count":12,"alternative-id":["10.1145\/1046192.1046198","10.1145\/1046192"],"URL":"https:\/\/doi.org\/10.1145\/1046192.1046198","relation":{},"subject":[],"published":{"date-parts":[[2005,2,20]]},"assertion":[{"value":"2005-02-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}