{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:58:07Z","timestamp":1750309087588,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,2,20]],"date-time":"2005-02-20T00:00:00Z","timestamp":1108857600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,2,20]]},"DOI":"10.1145\/1046192.1046199","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"41-50","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["The effect of post-layout pin permutation on timing"],"prefix":"10.1145","author":[{"given":"Yuzheng","family":"Ding","sequence":"first","affiliation":[{"name":"Mentor Graphics Corporation, Wilsonville, OR"}]},{"given":"Peter","family":"Suaris","sequence":"additional","affiliation":[{"name":"Mentor Graphics Corporation, Wilsonville, OR"}]},{"given":"Nanchi","family":"Chou","sequence":"additional","affiliation":[{"name":"Mentor Graphics Corporation, Wilsonville, OR"}]}],"member":"320","published-online":{"date-parts":[[2005,2,20]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Stratix Device Handbook. Altera Corporation 2004. (http:\/\/www.altera.com\/literature\/hb\/stx\/stratix_handbook.pdf)  Stratix Device Handbook. Altera Corporation 2004. (http:\/\/www.altera.com\/literature\/hb\/stx\/stratix_handbook.pdf)"},{"key":"e_1_3_2_1_2_1","unstructured":"Virtex-II Platform FPGA Handbook Xilinx Corporation 2002. (http:\/\/direct.xilinx.com\/bvdocs\/publications\/ds031.pdf)  Virtex-II Platform FPGA Handbook Xilinx Corporation 2002. (http:\/\/direct.xilinx.com\/bvdocs\/publications\/ds031.pdf)"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/233539.233540"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309963"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611836"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968296"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1137\/0202019"},{"key":"e_1_3_2_1_9_1","series-title":"SIAM Monograph","doi-asserted-by":"crossref","DOI":"10.1137\/1.9781611970265","volume-title":"Data Structures and Network Algorithms","author":"Tarjan R.","year":"1983","unstructured":"R. Tarjan , Data Structures and Network Algorithms , SIAM Monograph , 1983 . R. Tarjan, Data Structures and Network Algorithms, SIAM Monograph, 1983."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1137\/0218069"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/28869.28874"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/62212.62263"},{"key":"e_1_3_2_1_13_1","first-page":"74","volume-title":"Int. Symp. Theory of Switching Functions","author":"Ashenhurst R.","year":"1957","unstructured":"R. Ashenhurst , \"The decomposition of switching functions,\" Proc . Int. Symp. Theory of Switching Functions , pp. 74 -- 116 , Apr. 1957 . R. Ashenhurst, \"The decomposition of switching functions,\" Proc. Int. Symp. Theory of Switching Functions, pp.74--116, Apr. 1957."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.945303"},{"key":"e_1_3_2_1_15_1","first-page":"634","article-title":"Beyond The Combinatorial Limit in Depth Minimization For LUT-Based FPGA Designs","author":"Cong J.","year":"1993","unstructured":"J. Cong and Y. Ding , \" Beyond The Combinatorial Limit in Depth Minimization For LUT-Based FPGA Designs ,\" Proc. Int'l Conf. on Computer-Aided Design , pp. 634 -- 639 , Nov. 1993 . J. Cong and Y. Ding, \"Beyond The Combinatorial Limit in Depth Minimization For LUT-Based FPGA Designs,\" Proc. Int'l Conf. on Computer-Aided Design, pp. 634--639, Nov. 1993.","journal-title":"Proc. Int'l Conf. on Computer-Aided Design"},{"key":"e_1_3_2_1_16_1","first-page":"412","volume-title":"European. Design and Test Conf.","author":"Legl C.","year":"1996","unstructured":"C. Legl , B. Wurth , and K. Eckl , \" An implicit algorithm for support minimization during functional decomposition,\" Proc . European. Design and Test Conf. , pp. 412 -- 417 , Mar. 1996 . C. Legl, B. Wurth, and K. Eckl, \"An implicit algorithm for support minimization during functional decomposition,\" Proc. European. Design and Test Conf., pp.412--417, Mar. 1996."},{"key":"e_1_3_2_1_17_1","unstructured":"Logic Synthesis Benchmarks. http:\/\/www.vlsi.uvic.ca\/downloads\/benchmarks\/benchmarks.tar.Z  Logic Synthesis Benchmarks. http:\/\/www.vlsi.uvic.ca\/downloads\/benchmarks\/benchmarks.tar.Z"},{"key":"e_1_3_2_1_18_1","volume-title":"Mentor Graphics Corporation","author":"Synthesis Users Manual RTL","year":"2004","unstructured":"Precision RTL Synthesis Users Manual , Mentor Graphics Corporation , 2004 . (http:\/\/www.mentor.com\/precision\/) Precision RTL Synthesis Users Manual, Mentor Graphics Corporation, 2004. (http:\/\/www.mentor.com\/precision\/)"},{"key":"e_1_3_2_1_19_1","unstructured":"Quartus II Handbook Altera Corporation 2004. (http:\/\/www.altera.com\/literature\/hb\/qts\/quartusii_handbook.pdf)  Quartus II Handbook Altera Corporation 2004. (http:\/\/www.altera.com\/literature\/hb\/qts\/quartusii_handbook.pdf)"},{"volume-title":"Mentor Graphics Corporation","year":"2004","key":"e_1_3_2_1_20_1","unstructured":"Precision Physical Synthesis Users Manual , Mentor Graphics Corporation , 2004 . (http:\/\/www.mentor.com\/precisionphysical\/) Precision Physical Synthesis Users Manual, Mentor Graphics Corporation, 2004. (http:\/\/www.mentor.com\/precisionphysical\/)"}],"event":{"name":"FPGA05: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA05"},"container-title":["Proceedings of the 2005 ACM\/SIGDA 13th international symposium on Field-programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046199","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1046192.1046199","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:43:34Z","timestamp":1750286614000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046199"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,2,20]]},"references-count":20,"alternative-id":["10.1145\/1046192.1046199","10.1145\/1046192"],"URL":"https:\/\/doi.org\/10.1145\/1046192.1046199","relation":{},"subject":[],"published":{"date-parts":[[2005,2,20]]},"assertion":[{"value":"2005-02-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}