{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:29:18Z","timestamp":1761647358168,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,2,20]],"date-time":"2005-02-20T00:00:00Z","timestamp":1108857600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,2,20]]},"DOI":"10.1145\/1046192.1046204","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"86-95","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":138,"title":["64-bit floating-point FPGA matrix multiplication"],"prefix":"10.1145","author":[{"given":"Yong","family":"Dou","sequence":"first","affiliation":[{"name":"National Laboratory for Parallel and Distributed Processing, Changsha, P.R. China"}]},{"given":"S.","family":"Vassiliadis","sequence":"additional","affiliation":[{"name":"EEMCS, TU Delft, Delft, The Netherlands"}]},{"given":"G. K.","family":"Kuzmanov","sequence":"additional","affiliation":[{"name":"EEMCS, TU Delft, Delft, The Netherlands"}]},{"given":"G. N.","family":"Gaydadjiev","sequence":"additional","affiliation":[{"name":"EEMCS, TU Delft, Delft, The Netherlands"}]}],"member":"320","published-online":{"date-parts":[[2005,2,20]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"523","volume-title":"Proceedings of the 12th International Workshop on Field Programmable Logic and Application (FPL 2002","author":"Abdul Gaar A.","year":"2002","unstructured":"A. Abdul Gaar , W. Luk , P. Y. Cheung , N. Shirazi , and J. Hwang . Automating Customisation of Floating-Point Designs . In Proceedings of the 12th International Workshop on Field Programmable Logic and Application (FPL 2002 ), pages 523 -- 533 . LNCS 2438, August 2002 .]] A. Abdul Gaar, W. Luk, P. Y. Cheung, N. Shirazi, and J. Hwang. Automating Customisation of Floating-Point Designs. In Proceedings of the 12th International Workshop on Field Programmable Logic and Application (FPL 2002), pages 523--533. LNCS 2438, August 2002.]]"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/645607.661492"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/77626.79170"},{"key":"e_1_3_2_1_4_1","unstructured":"P. Gigliotti. Implementing Barrel Shifters Using Multipliers. In Xilinx Applicatioin Notes http:\/\/direct.xilinx.com\/bvdocs\/appnotes\/xapp195.pdf.]]  P. Gigliotti. Implementing Barrel Shifters Using Multipliers. In Xilinx Applicatioin Notes http:\/\/direct.xilinx.com\/bvdocs\/appnotes\/xapp195.pdf.]]"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303135"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2002.1188669"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/647929.740414"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-27866-5_100"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/938383.938390"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/795660.795968"},{"key":"e_1_3_2_1_13_1","first-page":"206","volume-title":"Proceedings of the IEEE Symposium on Field-Programmable Custom Computing machines (FCCM 1998","author":"W. B.","year":"1998","unstructured":"W. B. Ligon III, S. McMillan , G. Monn , K. Schoonover , F. Stivers , and K. D. Underwood . A Re-evaluation of the Practicality of Floating-Point Operations on FPGAs . In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing machines (FCCM 1998 ), pages 206 -- 215 , April 1998 .]] W. B. Ligon III, S. McMillan, G. Monn, K. Schoonover, F. Stivers, and K. D. Underwood. A Re-evaluation of the Practicality of Floating-Point Operations on FPGAs. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing machines (FCCM 1998), pages 206--215, April 1998.]]"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/647929.740071"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/872021.872458"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2002.1188725"},{"key":"e_1_3_2_1_17_1","first-page":"315","volume-title":"Proceedings of the IEEE Symposium on Field-Programmable Custom Computing machines (FCCM 2002","author":"Shirazi N.","year":"2002","unstructured":"N. Shirazi , P. Y. Cheung , A. A. Gaffar , and W. Luk . Customising Floating- Point Designs . In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing machines (FCCM 2002 ), pages 315 -- 317 , April 2002 .]] N. Shirazi, P. Y. Cheung, A. A. Gaffar, and W. Luk. Customising Floating- Point Designs. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing machines (FCCM 2002), pages 315--317, April 2002.]]"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968305"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025123.1025831"},{"key":"e_1_3_2_1_20_1","volume-title":"LAPACK Working Note 99, technical report","author":"R.","year":"1995","unstructured":"R. A. van~de Geijnv and J. Watts. SUMMA: Scalable Universal Matrix Multiplication Algorithm . In LAPACK Working Note 99, technical report , University of Tennessee , 1995 .]] R. A. van~de Geijnv and J. Watts. SUMMA: Scalable Universal Matrix Multiplication Algorithm. In LAPACK Working Note 99, technical report, University of Tennessee, 1995.]]"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.104"},{"key":"e_1_3_2_1_22_1","first-page":"94","volume-title":"Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS'04)","author":"Zhuo L.","year":"2004","unstructured":"L. Zhuo and V. K. Prasanna . Scalable and Modular Algorithms for Floating-Point Matrix Multiplication on FPGAs . In Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS'04) , pages 94 -- 103 , April 2004 .]] L. Zhuo and V. K. Prasanna. Scalable and Modular Algorithms for Floating-Point Matrix Multiplication on FPGAs. In Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS'04), pages 94--103, April 2004.]]"}],"event":{"name":"FPGA05: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA05"},"container-title":["Proceedings of the 2005 ACM\/SIGDA 13th international symposium on Field-programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046204","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1046192.1046204","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:43:34Z","timestamp":1750286614000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046204"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,2,20]]},"references-count":20,"alternative-id":["10.1145\/1046192.1046204","10.1145\/1046192"],"URL":"https:\/\/doi.org\/10.1145\/1046192.1046204","relation":{},"subject":[],"published":{"date-parts":[[2005,2,20]]},"assertion":[{"value":"2005-02-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}