{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:29:35Z","timestamp":1761323375252,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,2,20]],"date-time":"2005-02-20T00:00:00Z","timestamp":1108857600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,2,20]]},"DOI":"10.1145\/1046192.1046206","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"99-106","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":43,"title":["Instruction set extension with shadow registers for configurable processors"],"prefix":"10.1145","author":[{"given":"Jason","family":"Cong","sequence":"first","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA"}]},{"given":"Yiping","family":"Fan","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA"}]},{"given":"Guoling","family":"Han","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA"}]},{"given":"Ashok","family":"Jagannathan","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA"}]},{"given":"Glenn","family":"Reinman","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA"}]},{"given":"Zhiru","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA"}]}],"member":"320","published-online":{"date-parts":[[2005,2,20]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Compilers: Principles, Techniques and Tools","author":"Aho A. V.","year":"1986","unstructured":"A. V. Aho , R. Sethi , and J. D. Ullman , Compilers: Principles, Techniques and Tools , Addison-Wesley , 1986 . A. V. Aho, R. Sethi, and J. D. Ullman, Compilers: Principles, Techniques and Tools, Addison-Wesley, 1986."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775897"},{"key":"e_1_3_2_1_4_1","first-page":"68","volume-title":"Register Binding and Port Assignment for Multiplexer Optimization,\" in Proc. the Asia Pacific Design Automation Conference","author":"Chen D.","year":"2004","unstructured":"D. Chen and J. Cong , \" Register Binding and Port Assignment for Multiplexer Optimization,\" in Proc. the Asia Pacific Design Automation Conference , pp. 68 -- 73 , Jan. 2004 . D. Chen and J. Cong, \"Register Binding and Port Assignment for Multiplexer Optimization,\" in Proc. the Asia Pacific Design Automation Conference, pp. 68--73, Jan. 2004."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968307"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/75277.75280"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/581630.581635"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/0097-3165(76)90079-0"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/549928.795741"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605446"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/846216.846940"},{"key":"e_1_3_2_1_15_1","first-page":"330","volume-title":"30th International Symposium on Microarchitecture","author":"Lee C.","year":"1997","unstructured":"C. Lee , M. Potkonjak , and W. H. Mangione-Smith , \" Mediabench: A Tool for Evaluating Multimedia and Communications Systems,\" in Proc . 30th International Symposium on Microarchitecture , pp. 330 -- 335 , Dec. 1997 . C. Lee, M. Potkonjak, and W. H. Mangione-Smith, \"Mediabench: A Tool for Evaluating Multimedia and Communications Systems,\" in Proc. 30th International Symposium on Microarchitecture, pp. 330--335, Dec. 1997."},{"key":"e_1_3_2_1_16_1","volume-title":"Elements of Discrete Mathematics","author":"Liu C. L.","year":"1977","unstructured":"C. L. Liu , Elements of Discrete Mathematics , McGraw-Hill , 1977 . C. L. Liu, Elements of Discrete Mathematics, McGraw-Hill, 1977."},{"key":"e_1_3_2_1_17_1","volume-title":"Synthesis and Optimization of Digital Circuits","author":"Micheli G. D.","year":"1994","unstructured":"G. D. Micheli , Synthesis and Optimization of Digital Circuits , McGraw-Hill , 1994 . G. D. Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, 1994."},{"key":"e_1_3_2_1_18_1","first-page":"375","volume-title":"Sixth International Symposium on High-Performance Computer Architecture","author":"Rixner S.","year":"2000","unstructured":"S. Rixner , W. J. Dally , B. Khailany , P. Mattson , U. J. Kapasi , and J. D. Owens , \" Register Organization for Media Processing,\" in Proc . Sixth International Symposium on High-Performance Computer Architecture , pp. 375 -- 386 , Jan. 2000 . S. Rixner, W. J. Dally, B. Khailany, P. Mattson, U. J. Kapasi, and J. D. Owens, \"Register Organization for Media Processing,\" in Proc. Sixth International Symposium on High-Performance Computer Architecture, pp. 375--386, Jan. 2000."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774667"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009904"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564773"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339687"},{"key":"e_1_3_2_1_23_1","unstructured":"Altera Corp. http:\/\/www.altera.com.  Altera Corp. http:\/\/www.altera.com."},{"key":"e_1_3_2_1_24_1","unstructured":"Tensilica Inc. http:\/\/www.tensilica.com.  Tensilica Inc. http:\/\/www.tensilica.com."},{"key":"e_1_3_2_1_25_1","unstructured":"Xilinx Inc. http:\/\/www.xilinx.com.  Xilinx Inc. http:\/\/www.xilinx.com."}],"event":{"name":"FPGA05: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA05"},"container-title":["Proceedings of the 2005 ACM\/SIGDA 13th international symposium on Field-programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046206","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1046192.1046206","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:43:34Z","timestamp":1750286614000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046206"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,2,20]]},"references-count":23,"alternative-id":["10.1145\/1046192.1046206","10.1145\/1046192"],"URL":"https:\/\/doi.org\/10.1145\/1046192.1046206","relation":{},"subject":[],"published":{"date-parts":[[2005,2,20]]},"assertion":[{"value":"2005-02-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}