{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T19:27:17Z","timestamp":1761938837481,"version":"build-2065373602"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,2,20]],"date-time":"2005-02-20T00:00:00Z","timestamp":1108857600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,2,20]]},"DOI":"10.1145\/1046192.1046207","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"107-117","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":59,"title":["An FPGA-based VLIW processor with custom hardware execution"],"prefix":"10.1145","author":[{"given":"Alex K.","family":"Jones","sequence":"first","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}]},{"given":"Raymond","family":"Hoare","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}]},{"given":"Dara","family":"Kusic","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}]},{"given":"Joshua","family":"Fazekas","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}]},{"given":"John","family":"Foster","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}]}],"member":"320","published-online":{"date-parts":[[2005,2,20]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Apple Computer Inc. \"Optimizing with SHARK Big Payoff Small Effort \" http:\/\/developer.apple.com\/tools\/shark_optimize.html.  Apple Computer Inc. \"Optimizing with SHARK Big Payoff Small Effort \" http:\/\/developer.apple.com\/tools\/shark_optimize.html."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/780732.780759"},{"key":"e_1_3_2_1_3_1","volume-title":"A MATLAB Compilation Environment for Configurable Computing Systems,\" International Symposium on Field-Programmable Custom Computing Machines (FCCM)","author":"Banerjee P.","year":"2000","unstructured":"P. Banerjee , N. Shenoy , A. Choudhary , S. Hauck , C. Bachmann , M. Chang , M. Haldar , P. Joisha , A. Jones , A. Kanhare , A. Nayak , S. Periyacheri , M. Walkden , \"MATCH : A MATLAB Compilation Environment for Configurable Computing Systems,\" International Symposium on Field-Programmable Custom Computing Machines (FCCM) , Napa, CA , 2000 . P. Banerjee, N. Shenoy, A. Choudhary, S. Hauck, C. Bachmann, M. Chang, M. Haldar, P. Joisha, A. Jones, A. Kanhare, A. Nayak, S. Periyacheri, M. Walkden, \"MATCH: A MATLAB Compilation Environment for Configurable Computing Systems,\" International Symposium on Field-Programmable Custom Computing Machines (FCCM), Napa, CA, 2000."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.822105"},{"key":"e_1_3_2_1_5_1","first-page":"169","volume-title":"by Robert Graybill and Rami Melhem","author":"Jones A. K.","year":"2002","unstructured":"A. K. Jones , D. Bagchi , S. Pal , P. Banerjee , and A. Choudhary , Pact HDL: Compiler Targeting ASIC's and FPGA's with Power and Performance Optimizations , Chapter 9 in Power Aware Computing, ed. by Robert Graybill and Rami Melhem , pp. 169 -- 190 . Kluwer Academic Publishers , Boston, MA , 2002 . A. K. Jones, D. Bagchi, S. Pal, P. Banerjee, and A. Choudhary, Pact HDL: Compiler Targeting ASIC's and FPGA's with Power and Performance Optimizations, Chapter 9 in Power Aware Computing, ed. by Robert Graybill and Rami Melhem, pp. 169--190. Kluwer Academic Publishers, Boston, MA, 2002."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.62"},{"key":"e_1_3_2_1_7_1","unstructured":"Synopsys Inc. \"Behavioral Compiler \" http:\/\/www.synopsys.com.  Synopsys Inc. \"Behavioral Compiler \" http:\/\/www.synopsys.com."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2003.1233807"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:20021019"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277054"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2002.800857"},{"key":"e_1_3_2_1_12_1","volume-title":"Conference Record of the 33rd Asilomar Conference on Signals, Systems and Computers","author":"Hinds C.N.","year":"1999","unstructured":"C.N. Hinds , \"An Enhanced Floating Point Coprocessor for Embedded Signal Processing and Graphics Applications,\" Conference Record of the 33rd Asilomar Conference on Signals, Systems and Computers , Pacific Grove, CA , October 1999 . C.N. Hinds, \"An Enhanced Floating Point Coprocessor for Embedded Signal Processing and Graphics Applications,\" Conference Record of the 33rd Asilomar Conference on Signals, Systems and Computers, Pacific Grove, CA, October 1999."},{"key":"e_1_3_2_1_13_1","volume-title":"CA","author":"Alves J.C.","year":"1998","unstructured":"J.C. Alves and J.S. Matos , \" RVC-A Reconfigurable Coprocessor for Vector Processing Applications,\" Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley , CA , April 1998 . J.C. Alves and J.S. Matos, \"RVC-A Reconfigurable Coprocessor for Vector Processing Applications,\" Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley, CA, April 1998."},{"key":"e_1_3_2_1_14_1","volume-title":"VA","author":"Bridges T.","year":"1992","unstructured":"T. Bridges , S.W. Kitchel and R. M. Wehrmeister , \" A CPU Utilization Limit for Massively Parallel MIMD Computers,\" Fourth Symposium on the Frontiers of Massively Parallel Computation, McLean , VA , October 1992 . T. Bridges, S.W. Kitchel and R. M. Wehrmeister, \"A CPU Utilization Limit for Massively Parallel MIMD Computers,\" Fourth Symposium on the Frontiers of Massively Parallel Computation, McLean, VA, October 1992."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"key":"e_1_3_2_1_16_1","volume-title":"Transformable Executable.\" FCCM","author":"Levine B. A.","year":"2003","unstructured":"B. A. Levine , H. Schmit , \"Efficient Application Representation for HASTE : Hybrid Architectures with a Single , Transformable Executable.\" FCCM 2003 . B. A. Levine, H. Schmit, \"Efficient Application Representation for HASTE: Hybrid Architectures with a Single, Transformable Executable.\" FCCM 2003."},{"key":"e_1_3_2_1_17_1","volume-title":"the 6th International Workshop on Field-Programmable Logic and Applications","author":"Ebeling C.","year":"1996","unstructured":"C. Ebeling , D. C. Cronquist , P. Franklin , \"RaPi D - Reconfigurable Pipelined Datapath\" , in the 6th International Workshop on Field-Programmable Logic and Applications , 1996 . C. Ebeling, D. C. Cronquist, P. Franklin, \"RaPiD - Reconfigurable Pipelined Datapath\", in the 6th International Workshop on Field-Programmable Logic and Applications, 1996."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564808"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.918001"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.839323"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2001.9"},{"key":"e_1_3_2_1_22_1","first-page":"87","volume-title":"IEEE Symposium on FPGAs for Custom Computing Machines","author":"Hauck S.","year":"1997","unstructured":"S. Hauck , T. W. Fry , M. M. Hosler , J. P. Kao , \"The Chimaera Reconfigurable Functional Unit,\" IEEE Symposium on FPGAs for Custom Computing Machines , pp. 87 -- 96 , 1997 . S. Hauck, T. W. Fry, M. M. Hosler, J. P. Kao, \"The Chimaera Reconfigurable Functional Unit,\" IEEE Symposium on FPGAs for Custom Computing Machines, pp. 87--96, 1997."},{"key":"e_1_3_2_1_23_1","volume-title":"IEEE Workshop on VLSI Signal Processing","author":"Dutta S.","year":"1996","unstructured":"S. Dutta , A. Wolfe , W. Wolf and K. O'Connor , \"Design Issues for Very-Long-Instruction-Word VLSI Video Signal Processors ,\" IEEE Workshop on VLSI Signal Processing , San Francisco , October 1996 . S. Dutta, A. Wolfe, W. Wolf and K. O'Connor, \"Design Issues for Very-Long-Instruction-Word VLSI Video Signal Processors,\" IEEE Workshop on VLSI Signal Processing, San Francisco, October 1996."},{"key":"e_1_3_2_1_24_1","unstructured":"R. Hoare S. Tung K. Werger \"A 64-Way SIMD Processing Architecture on an FPGA \" in Proceedings of the 15th IASTED International Conference on Parallel and Distributed Computing and Systems 2003 pp. 345--350.  R. Hoare S. Tung K. Werger \"A 64-Way SIMD Processing Architecture on an FPGA \" in Proceedings of the 15th IASTED International Conference on Parallel and Distributed Computing and Systems 2003 pp. 345--350."},{"key":"e_1_3_2_1_25_1","volume-title":"Proc. of ICECS","author":"Jones A.","year":"2004","unstructured":"A. Jones , R. Hoare , I. Kourtev , J. Fazekas , D. Kusic , J. Foster , S. Boddie , A. Muaydh , \" A 64-way VLIW\/SIMD FPGA Processing Architecture and Design Flow,\" in Proc. of ICECS , 2004 . A. Jones, R. Hoare, I. Kourtev, J. Fazekas, D. Kusic, J. Foster, S. Boddie, A. Muaydh, \"A 64-way VLIW\/SIMD FPGA Processing Architecture and Design Flow,\" in Proc. of ICECS, 2004."},{"key":"e_1_3_2_1_26_1","unstructured":"Advanced RISC Machines \"ARM7TDMI Processor \" http:\/\/www.arm.com\/products\/CPUs\/ARM7TDMI.html.  Advanced RISC Machines \"ARM7TDMI Processor \" http:\/\/www.arm.com\/products\/CPUs\/ARM7TDMI.html."},{"key":"e_1_3_2_1_27_1","unstructured":"Altera Corporation \"NIOS II Soft-core Processor \" http:\/\/www.altera.com\/products\/ip\/processors\/nios2\/cores\/ni2-processor_cores.html.  Altera Corporation \"NIOS II Soft-core Processor \" http:\/\/www.altera.com\/products\/ip\/processors\/nios2\/cores\/ni2-processor_cores.html."},{"key":"e_1_3_2_1_28_1","unstructured":"Xilinx Corporation \"Microblaze Soft-core Processor \" http:\/\/www.xilinx.com\/ipcenter\/processor_central\/microblaze\/performance.htm.  Xilinx Corporation \"Microblaze Soft-core Processor \" http:\/\/www.xilinx.com\/ipcenter\/processor_central\/microblaze\/performance.htm."},{"key":"e_1_3_2_1_29_1","unstructured":"International Business Machines (IBM) \"Power-PC 405 Embedded CPU \" http:\/\/www-306.ibm.com\/chips\/techlib\/techlib.nsf\/products\/PowerPC_405_Embedded_Cores.  International Business Machines (IBM) \"Power-PC 405 Embedded CPU \" http:\/\/www-306.ibm.com\/chips\/techlib\/techlib.nsf\/products\/PowerPC_405_Embedded_Cores."},{"key":"e_1_3_2_1_30_1","volume-title":"Automation and Test in Europe Conference and Exhibition","author":"Rizzo D.","year":"2002","unstructured":"D. Rizzo and O. Colavin , \" A Video Compression case Study on a reconfigurable VLIW Architecture,\" Proceedings of the Design , Automation and Test in Europe Conference and Exhibition , Paris, France , March 2002 . D. Rizzo and O. Colavin, \"A Video Compression case Study on a reconfigurable VLIW Architecture,\" Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Paris, France, March 2002."},{"volume-title":"An Infrastructure for Research in Instruction Level Parallelism","year":"1998","key":"e_1_3_2_1_31_1","unstructured":"\"Trimaran , An Infrastructure for Research in Instruction Level Parallelism \", 1998 . http:\/\/www.trimaran.org. \"Trimaran, An Infrastructure for Research in Instruction Level Parallelism\", 1998. http:\/\/www.trimaran.org."}],"event":{"name":"FPGA05: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA05"},"container-title":["Proceedings of the 2005 ACM\/SIGDA 13th international symposium on Field-programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046207","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1046192.1046207","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:43:34Z","timestamp":1750286614000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046207"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,2,20]]},"references-count":31,"alternative-id":["10.1145\/1046192.1046207","10.1145\/1046192"],"URL":"https:\/\/doi.org\/10.1145\/1046192.1046207","relation":{},"subject":[],"published":{"date-parts":[[2005,2,20]]},"assertion":[{"value":"2005-02-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}