{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:58:07Z","timestamp":1750309087597,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":47,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,2,20]],"date-time":"2005-02-20T00:00:00Z","timestamp":1108857600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,2,20]]},"DOI":"10.1145\/1046192.1046210","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"127-137","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["Design of programmable interconnect for sublithographic programmable logic arrays"],"prefix":"10.1145","author":[{"given":"Andr\u00e9","family":"DeHon","sequence":"first","affiliation":[{"name":"California Institute of Technology, Pasadena, CA"}]}],"member":"320","published-online":{"date-parts":[[2005,2,20]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"http:\/\/public.itrs.net\/","author":"Semiconductors International Technology","year":"2003","unstructured":"International Technology Roadmap for Semiconductors . http:\/\/public.itrs.net\/ , 2003 .]] International Technology Roadmap for Semiconductors. http:\/\/public.itrs.net\/, 2003.]]"},{"key":"e_1_3_2_1_2_1","volume-title":"June","author":"Altera Corporation","year":"2003","unstructured":"Altera Corporation , 2610 Orchard Parkway , San Jose , CA 95134-2020. Programmable Logic Device Family Data Sheet, v6.6 edition , June 2003 . http:\/\/www.altera.com\/literature\/ds\/m7000.pdf.]] Altera Corporation, 2610 Orchard Parkway, San Jose, CA 95134-2020. Programmable Logic Device Family Data Sheet, v6.6 edition, June 2003. http:\/\/www.altera.com\/literature\/ds\/m7000.pdf.]]"},{"key":"e_1_3_2_1_3_1","unstructured":"V. Betz. T-VPack: Versatile Packing Placement and Routing for FPGAs. http:\/\/www.eecg.toronto.edu\/~vaughn\/vpr\/vpr.html March 27 1999. Version 4.30.]]  V. Betz. T-VPack: Versatile Packing Placement and Routing for FPGAs. http:\/\/www.eecg.toronto.edu\/~vaughn\/vpr\/vpr.html March 27 1999. Version 4.30.]]"},{"key":"e_1_3_2_1_4_1","first-page":"213","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications, number 1304 in LNCS","author":"Betz V.","year":"1997","unstructured":"V. Betz and J. Rose . VPR: A New Packing, Placement, and Routing Tool for FPGA Research. In W. Luk, P. Y. K. Cheung, and M. Glesner, editors , Proceedings of the International Conference on Field-Programmable Logic and Applications, number 1304 in LNCS , pages 213 -- 222 . Springer , August 1997 .]] V. Betz and J. Rose. VPR: A New Packing, Placement, and Routing Tool for FPGA Research. In W. Luk, P. Y. K. Cheung, and M. Glesner, editors, Proceedings of the International Conference on Field-Programmable Logic and Applications, number 1304 in LNCS, pages 213--222. Springer, August 1997.]]"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296428"},{"key":"e_1_3_2_1_6_1","unstructured":"V. Betz and J. Rose. Place-and-Route Challenge. http:\/\/www.eecg.toronto.edu\/~vaughn\/challenge\/challenge.html 1999.]]  V. Betz and J. Rose. Place-and-Route Challenge. http:\/\/www.eecg.toronto.edu\/~vaughn\/challenge\/challenge.html 1999.]]"},{"key":"e_1_3_2_1_7_1","volume-title":"Architecture and CAD for Deep-Submicron FPGAs","author":"Betz V.","year":"2061","unstructured":"V. Betz , J. Rose , and A. Marquardt . Architecture and CAD for Deep-Submicron FPGAs . Kluwer Academic Publishers , 101 Philip Drive, Assinippi Park, Norwell, Massachusetts, 0 2061 USA, 1999.]] V. Betz, J. Rose, and A. Marquardt. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, 101 Philip Drive, Assinippi Park, Norwell, Massachusetts, 02061 USA, 1999.]]"},{"issue":"4","key":"e_1_3_2_1_8_1","first-page":"1924","article-title":"Introduction of {2}Catenanes into Langmuir Films and Langmuir-Blodgett Multilayers","volume":"16","author":"Brown C. L.","year":"2000","unstructured":"C. L. Brown , U. Jonas , J. A. Preece , H. Ringsdorf , M. Seitz , and J. F. Stoddart . Introduction of {2}Catenanes into Langmuir Films and Langmuir-Blodgett Multilayers . A Possible Strategy for Molecular Information Storage Materials. Langmuir , 16 ( 4 ): 1924 -- 1930 , 2000 .]] C. L. Brown, U. Jonas, J. A. Preece, H. Ringsdorf, M. Seitz, and J. F. Stoddart. Introduction of {2}Catenanes into Langmuir Films and Langmuir-Blodgett Multilayers. A Possible Strategy for Molecular Information Storage Materials. Langmuir, 16(4):1924--1930, 2000.]]","journal-title":"A Possible Strategy for Molecular Information Storage Materials. Langmuir"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.544532"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774636"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.818120"},{"key":"e_1_3_2_1_12_1","first-page":"462","volume":"14","author":"Chen Y.","year":"2003","unstructured":"Y. Chen , G.-Y. Jung , D. A. A. Ohlberg , X. Li , D. R. Stewart , J. O. Jeppesen , K. A. Nielsen , J. F. Stoddart , and R. S. Williams . Nanoscale Molecular-Switch Crossbar Circuits. Nanotechnology , 14 : 462 -- 468 , 2003 .]] Y. Chen, G.-Y. Jung, D. A. A. Ohlberg, X. Li, D. R. Stewart, J. O. Jeppesen, K. A. Nielsen, J. F. Stoddart, and R. S. Williams. Nanoscale Molecular-Switch Crossbar Circuits. Nanotechnology, 14:462--468, 2003.]]","journal-title":"Nanoscale Molecular-Switch Crossbar Circuits. Nanotechnology"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1559439"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1116\/1.589752"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.289.5482.1172"},{"key":"e_1_3_2_1_16_1","first-page":"391","volume":"285","author":"Collier C. P.","year":"1999","unstructured":"C. P. Collier , E. W. Wong , M. Belohradsky , F. M. Raymo , J. F. Stoddard , P. J. Kuekes , R. S. Williams , and J. R. Heath . Electronically Configurable Molecular-Based Logic Gates. Science , 285 : 391 -- 394 , 1999 .]] C. P. Collier, E. W. Wong, M. Belohradsky, F. M. Raymo, J. F. Stoddard, P. J. Kuekes, R. S. Williams, and J. R. Heath. Electronically Configurable Molecular-Based Logic Gates. Science, 285:391--394, 1999.]]","journal-title":"Electronically Configurable Molecular-Based Logic Gates. Science"},{"key":"e_1_3_2_1_17_1","unstructured":"J. Cong D. Chen E. Ding Z. Huang Y.-Y. Hwang J. Peck C. Wu and S. Xu. RASP_$SYN release B 2.1: FPGA\/CPLD Technology Mapping and Synthesis Package. http:\/\/ballade.cs.ucla.edu\/software_release\/rasp\/htdocs\/ 2004.]]  J. Cong D. Chen E. Ding Z. Huang Y.-Y. Hwang J. Peck C. Wu and S. Xu. RASP_$SYN release B 2.1: FPGA\/CPLD Technology Mapping and Synthesis Package. http:\/\/ballade.cs.ucla.edu\/software_release\/rasp\/htdocs\/ 2004.]]"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1021\/jp0009305"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1363692"},{"issue":"2","key":"e_1_3_2_1_20_1","first-page":"149","volume":"3","author":"Cui Y.","year":"2003","unstructured":"Y. Cui , Z. Zhong , D. Wang , W. U. Wang , and C. M. Lieber . High Performance Silicon Nanowire Field Effect Transistors. Nanoletters , 3 ( 2 ): 149 -- 152 , 2003 .]] Y. Cui, Z. Zhong, D. Wang, W. U. Wang, and C. M. Lieber. High Performance Silicon Nanowire Field Effect Transistors. Nanoletters, 3(2):149--152, 2003.]]","journal-title":"High Performance Silicon Nanowire Field Effect Transistors. Nanoletters"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296431"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.808508"},{"key":"e_1_3_2_1_24_1","first-page":"213","volume-title":"Law of Large Numbers System Design","author":"DeHon A.","year":"2004","unstructured":"A. DeHon . Law of Large Numbers System Design . In S. K. Shukla and R. I. Bahar, editors, Nano, Quantum and Molecular Computing: Implications to High Level Design and Validation, chapter 7, pages 213 -- 241 . Kluwer , 2004 .]] A. DeHon. Law of Large Numbers System Design. In S. K. Shukla and R. I. Bahar, editors, Nano, Quantum and Molecular Computing: Implications to High Level Design and Validation, chapter 7, pages 213--241. Kluwer, 2004.]]"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.816658"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968299"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379262"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1038\/415617a"},{"key":"e_1_3_2_1_29_1","first-page":"1716","volume":"280","author":"Heath J. R.","year":"1998","unstructured":"J. R. Heath , P. J. Kuekes , G. S. Snider , and R. S. Williams . A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology. Science , 280 : 1716 -- 1721 , June 12 1998 .]] J. R. Heath, P. J. Kuekes, G. S. Snider, and R. S. Williams. A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology. Science, 280:1716--1721, June 12 1998.]]","journal-title":"A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology. Science"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1066192"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.291.5504.630"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1992.591108"},{"key":"e_1_3_2_1_33_1","first-page":"57","volume":"420","author":"Lauhon L. J.","year":"2002","unstructured":"L. J. Lauhon , M. S. Gudiksen , D. Wang , and C. M. Lieber . Epitaxial Core-Shell and Core-Multi-Shell Nanowire Heterostructures. Nature , 420 : 57 -- 61 , 2002 .]] L. J. Lauhon, M. S. Gudiksen, D. Wang, and C. M. Lieber. Epitaxial Core-Shell and Core-Multi-Shell Nanowire Heterostructures. Nature, 420:57--61, 2002.]]","journal-title":"Epitaxial Core-Shell and Core-Multi-Shell Nanowire Heterostructures. Nature"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"issue":"6","key":"e_1_3_2_1_35_1","first-page":"519","volume":"3","author":"Luo Y.","year":"2002","unstructured":"Y. Luo , P. Collier , J. O. Jeppesen , K. A. Nielsen , E. Delonno , G. Ho , J. Perkins , H.-R. Tseng , T. Yamamoto , J. F. Stoddart , and J. R. Heath . Two-Dimensional Molecular Electronics Circuits. ChemPhysChem , 3 ( 6 ): 519 -- 525 , 2002 .]] Y. Luo, P. Collier, J. O. Jeppesen, K. A. Nielsen, E. Delonno, G. Ho, J. Perkins, H.-R. Tseng, T. Yamamoto, J. F. Stoddart, and J. R. Heath. Two-Dimensional Molecular Electronics Circuits. ChemPhysChem, 3(6):519--525, 2002.]]","journal-title":"Two-Dimensional Molecular Electronics Circuits. ChemPhysChem"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.279.5348.208"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393250"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.289.5476.94"},{"key":"e_1_3_2_1_40_1","volume-title":"University of California","author":"Sentovich E. M.","year":"1992","unstructured":"E. M. Sentovich , K. J. Singh , L. Lavagno , C. Moon , R. Murgai , A. Saldanha , H. Savoj , P. R. Stephan , R. K. Brayton , and A. Sangiovanni-Vincentelli . SIS: A System for Sequential Circuit Synthesis. UCB\/ERL M92\/41 , University of California , Berkeley , May 1992 .]] E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. Sangiovanni-Vincentelli. SIS: A System for Sequential Circuit Synthesis. UCB\/ERL M92\/41, University of California, Berkeley, May 1992.]]"},{"key":"e_1_3_2_1_41_1","first-page":"881","article-title":"CMOS-like Logic in Defective","volume":"15","author":"Snider G.","year":"2004","unstructured":"G. Snider , P. Kuekes , and R. S. Williams . CMOS-like Logic in Defective , Nanoscale Crossbars. Nanotechnology , 15 : 881 -- 891 , June 2004 .]] G. Snider, P. Kuekes, and R. S. Williams. CMOS-like Logic in Defective, Nanoscale Crossbars. Nanotechnology, 15:881--891, June 2004.]]","journal-title":"Nanoscale Crossbars. Nanotechnology"},{"issue":"1","key":"e_1_3_2_1_42_1","first-page":"133","volume":"4","author":"Stewart D. R.","year":"2004","unstructured":"D. R. Stewart , D. A. A. Ohlberg , P. A. Beck , Y. Chen , R. S. Williams , J. O. Jeppesen , K. A. Nielsen , and J. F. Stoddart . Molecule-Independent Electrical Switching in Pt\/Organic Monolayer\/Ti Devices. Nanoletters , 4 ( 1 ): 133 -- 136 , 2004 .]] D. R. Stewart, D. A. A. Ohlberg, P. A. Beck, Y. Chen, R. S. Williams, J. O. Jeppesen, K. A. Nielsen, and J. F. Stoddart. Molecule-Independent Electrical Switching in Pt\/Organic Monolayer\/Ti Devices. Nanoletters, 4(1):133--136, 2004.]]","journal-title":"Molecule-Independent Electrical Switching in Pt\/Organic Monolayer\/Ti Devices. Nanoletters"},{"key":"e_1_3_2_1_43_1","first-page":"535","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications, number 1896 in LNCS","author":"Tessier R.","year":"2000","unstructured":"R. Tessier and H. Giza . Balancing Logic Utilization and Area Efficiency in FPGAs. In R. W. Hartenstein and H. Gr\u00fcbacher, editors , Proceedings of the International Conference on Field-Programmable Logic and Applications, number 1896 in LNCS , pages 535 -- 544 . Springer , August 2000 .]] R. Tessier and H. Giza. Balancing Logic Utilization and Area Efficiency in FPGAs. In R. W. Hartenstein and H. Gr\u00fcbacher, editors, Proceedings of the International Conference on Field-Programmable Logic and Applications, number 1896 in LNCS, pages 535--544. Springer, August 2000.]]"},{"issue":"7","key":"e_1_3_2_1_44_1","first-page":"951","volume":"3","author":"Whang D.","year":"2003","unstructured":"D. Whang , S. Jin , and C. M. Lieber . Nanolithography Using Hierarchically Assembled Nanowire Masks. Nanoletters , 3 ( 7 ): 951 -- 954 , July 9 2003 .]] D. Whang, S. Jin, and C. M. Lieber. Nanolithography Using Hierarchically Assembled Nanowire Masks. Nanoletters, 3(7):951--954, July 9 2003.]]","journal-title":"Nanolithography Using Hierarchically Assembled Nanowire Masks. Nanoletters"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl0345062"},{"issue":"3","key":"e_1_3_2_1_46_1","first-page":"433","volume":"4","author":"Wu Y.","year":"2004","unstructured":"Y. Wu , Y. Cui , L. Huynh , C. J. Barrelet , D. C. Bell , and C. M. Lieber . Controlled Growth and Structures of Molecular-Scale Silicon Nanowires. Nanoletters , 4 ( 3 ): 433 -- 436 , 2004 .]] Y. Wu, Y. Cui, L. Huynh, C. J. Barrelet, D. C. Bell, and C. M. Lieber. Controlled Growth and Structures of Molecular-Scale Silicon Nanowires. Nanoletters, 4(3):433--436, 2004.]]","journal-title":"Controlled Growth and Structures of Molecular-Scale Silicon Nanowires. Nanoletters"},{"key":"e_1_3_2_1_47_1","first-page":"61","volume":"430","author":"Wu Y.","year":"2004","unstructured":"Y. Wu , J. Xiang , C. Yang , W. Lu , and C. M. Lieber . Single-Crystal Metallic Nanowires and Metal\/Semiconductor Nanowire Heterostructures. Nature , 430 : 61 -- 64 , July 1 2004 .]] Y. Wu, J. Xiang, C. Yang, W. Lu, and C. M. Lieber. Single-Crystal Metallic Nanowires and Metal\/Semiconductor Nanowire Heterostructures. Nature, 430:61--64, July 1 2004.]]","journal-title":"Single-Crystal Metallic Nanowires and Metal\/Semiconductor Nanowire Heterostructures. Nature"},{"key":"e_1_3_2_1_48_1","unstructured":"Xilinx Inc. 2100 Logic Drive San Jose CA 95124. XC9500XV Family High-Performance CPLD Data Sheet v2.1 edition June 2002. DS049 http:\/\/www.xilinx.com\/bvdocs\/publications\/ds049.pdf.]]  Xilinx Inc. 2100 Logic Drive San Jose CA 95124. XC9500XV Family High-Performance CPLD Data Sheet v2.1 edition June 2002. DS049 http:\/\/www.xilinx.com\/bvdocs\/publications\/ds049.pdf.]]"}],"event":{"name":"FPGA05: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA05"},"container-title":["Proceedings of the 2005 ACM\/SIGDA 13th international symposium on Field-programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046210","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1046192.1046210","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:43:34Z","timestamp":1750286614000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046210"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,2,20]]},"references-count":47,"alternative-id":["10.1145\/1046192.1046210","10.1145\/1046192"],"URL":"https:\/\/doi.org\/10.1145\/1046192.1046210","relation":{},"subject":[],"published":{"date-parts":[[2005,2,20]]},"assertion":[{"value":"2005-02-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}