{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T12:55:45Z","timestamp":1769259345333,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,2,20]],"date-time":"2005-02-20T00:00:00Z","timestamp":1108857600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,2,20]]},"DOI":"10.1145\/1046192.1046211","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"138-148","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":42,"title":["Analysis of yield loss due to random photolithographic defects in the interconnect structure of FPGAs"],"prefix":"10.1145","author":[{"given":"Nicola","family":"Campregher","sequence":"first","affiliation":[{"name":"Imperial College London,UK"}]},{"given":"Peter Y. K.","family":"Cheung","sequence":"additional","affiliation":[{"name":"Imperial College London,UK"}]},{"given":"George A.","family":"Constantinides","sequence":"additional","affiliation":[{"name":"Imperial College London,UK"}]},{"given":"Milan","family":"Vasilko","sequence":"additional","affiliation":[{"name":"Bournemouth University, UK"}]}],"member":"320","published-online":{"date-parts":[[2005,2,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3572-0","volume-title":"Field Programmable Gate Arrays","author":"Brown S.D.","year":"1992","unstructured":"S.D. Brown , R.J. Francis , J. Rose , and Z.G. Vranesic , Field Programmable Gate Arrays . Norwell, MA : Kluwer , 1992 . S.D.Brown, R.J.Francis, J.Rose, and Z.G.Vranesic, Field Programmable Gate Arrays. Norwell, MA:Kluwer, 1992."},{"key":"e_1_3_2_1_3_1","volume-title":"Introduction to Semiconductor Device Yield Modeling","author":"Ferris-Prabhu A.V.","year":"1992","unstructured":"A.V. Ferris-Prabhu , Introduction to Semiconductor Device Yield Modeling . Artech House , Boston, London , 1992 . A.V. Ferris-Prabhu, Introduction to Semiconductor Device Yield Modeling. Artech House, Boston, London, 1992."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.276.0549"},{"key":"e_1_3_2_1_5_1","volume-title":"The International Technology Roadmap for Semiconductors","author":"Semiconductor Industry Association","year":"2003","unstructured":"Semiconductor Industry Association , The International Technology Roadmap for Semiconductors , 2003 . Semiconductor Industry Association, The International Technology Roadmap for Semiconductors, 2003."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPGPT.1958.1135696"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCP.1961.1136595"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052403"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/66.806118"},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings., The IEEE International Workshop on","author":"Rayapati V. N.","year":"1994","unstructured":"V. N. Rayapati and B. Kaminska , \" Multi-layer interconnect yield model for mega bit BiCMOS SRAMs,\" presented at Defect and Fault Tolerance in VLSI Systems, 1994 . Proceedings., The IEEE International Workshop on , 1994 . V. N. Rayapati and B. Kaminska, \"Multi-layer interconnect yield model for mega bit BiCMOS SRAMs,\" presented at Defect and Fault Tolerance in VLSI Systems, 1994. Proceedings., The IEEE International Workshop on, 1994."},{"key":"e_1_3_2_1_11_1","volume-title":"Interconnect section","author":"Semiconductor Industry Association","year":"2003","unstructured":"Semiconductor Industry Association , The International Technology Roadmap for Semiconductors , Interconnect section , 2003 . Semiconductor Industry Association, The International Technology Roadmap for Semiconductors, Interconnect section, 2003."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.149768"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.243.0398"},{"key":"e_1_3_2_1_14_1","volume-title":"1999 IEEE\/SEMI","author":"Mangaser R.","year":"1999","unstructured":"R. Mangaser , C. Mark , and K. Rose , \" Interconnect constraints on BEOL manufacturing,\" presented at Advanced Semiconductor Manufacturing Conference and Workshop , 1999 IEEE\/SEMI , 1999 . R. Mangaser, C. Mark, and K. Rose, \"Interconnect constraints on BEOL manufacturing,\" presented at Advanced Semiconductor Manufacturing Conference and Workshop, 1999 IEEE\/SEMI, 1999."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808461"},{"key":"e_1_3_2_1_16_1","first-page":"n7","article-title":"What's Yield Got to Do with IC Design?","author":"Rencher M.","year":"2003","unstructured":"M. Rencher , and G. Allan , \" What's Yield Got to Do with IC Design? ,\" EE Times, http:\/\/i.cmpnet.com\/eedesign\/ 2003 \/inside_eedesig n7 .pdf, 2004. M.Rencher, and G.Allan, \"What's Yield Got to Do with IC Design?,\" EE Times, http:\/\/i.cmpnet.com\/eedesign\/2003\/inside_eedesign7.pdf, 2004.","journal-title":"EE Times, http:\/\/i.cmpnet.com\/eedesign\/"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.273147"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.656073"},{"key":"e_1_3_2_1_19_1","volume-title":"Albuquerque","author":"Doumar A.","year":"1999","unstructured":"A. Doumar , S. Kaneko , and H. Ito , \" Defect and Fault Tolerance FPGAs by Shifting the Configuration Data,\" presented at Defect and fault tolerance in VLSI systems , Albuquerque ; NM , 1999 . A. Doumar, S. Kaneko, and H. Ito, \"Defect and Fault Tolerance FPGAs by Shifting the Configuration Data,\" presented at Defect and fault tolerance in VLSI systems, Albuquerque; NM, 1999."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.678870"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/647924.738735"},{"key":"e_1_3_2_1_22_1","unstructured":"G. D. B. Chapman \"Making Defect Avoidance Nearly Invisible to the User in Wafer Scale Field Programmable Gate Arrays \" presented at Defect and fault tolerance in VLSI systems Boston; MA 1996.   G. D. B. Chapman \"Making Defect Avoidance Nearly Invisible to the User in Wafer Scale Field Programmable Gate Arrays \" presented at Defect and fault tolerance in VLSI systems Boston; MA 1996."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360346"},{"key":"e_1_3_2_1_24_1","volume-title":"Roving STARs: An Integrated Approach to On-Line Testing, Diagnosis, and Fault Tolerance for FPGAs in Adaptive Computing Systems,\" presented at NASA\/DoD workshop on evolvable hardware","author":"Abramovici M.","year":"2001","unstructured":"M. Abramovici , J. M. Emmert , and C. E. Stroud , \" Roving STARs: An Integrated Approach to On-Line Testing, Diagnosis, and Fault Tolerance for FPGAs in Adaptive Computing Systems,\" presented at NASA\/DoD workshop on evolvable hardware , Long Beach, CA , 2001 . M. Abramovici, J. M. Emmert, and C. E. Stroud, \"Roving STARs: An Integrated Approach to On-Line Testing, Diagnosis, and Fault Tolerance for FPGAs in Adaptive Computing Systems,\" presented at NASA\/DoD workshop on evolvable hardware, Long Beach, CA, 2001."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.475125"},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of the IEEE 1993","author":"Hatori F.","year":"1993","unstructured":"F. Hatori , T. Sakurai , K. Nogami , K. Sawada , M. Takahashi , M. Ichida , M. Uchida , I. Yoshii , Y. Kawahara , T. Hibi , Y. Saeki , H. Muroga , A. Tanaka , and K. Kanzaki , \" Introducing redundancy in field programmable gate arrays,\" presented at Custom Integrated Circuits Conference, 1993 ., Proceedings of the IEEE 1993 , 1993 . F. Hatori, T. Sakurai, K. Nogami, K. Sawada, M. Takahashi, M. Ichida, M. Uchida, I. Yoshii, Y. Kawahara, T. Hibi, Y. Saeki, H. Muroga, A. Tanaka, and K. Kanzaki, \"Introducing redundancy in field programmable gate arrays,\" presented at Custom Integrated Circuits Conference, 1993., Proceedings of the IEEE 1993, 1993."}],"event":{"name":"FPGA05: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays 2005","location":"Monterey California USA","acronym":"FPGA05","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2005 ACM\/SIGDA 13th international symposium on Field-programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046211","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1046192.1046211","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:43:34Z","timestamp":1750286614000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046211"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,2,20]]},"references-count":25,"alternative-id":["10.1145\/1046192.1046211","10.1145\/1046192"],"URL":"https:\/\/doi.org\/10.1145\/1046192.1046211","relation":{},"subject":[],"published":{"date-parts":[[2005,2,20]]},"assertion":[{"value":"2005-02-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}