{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T13:03:35Z","timestamp":1769000615594,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,2,20]],"date-time":"2005-02-20T00:00:00Z","timestamp":1108857600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,2,20]]},"DOI":"10.1145\/1046192.1046212","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"149-160","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":58,"title":["Soft error rate estimation and mitigation for SRAM-based FPGAs"],"prefix":"10.1145","author":[{"given":"Ghazanfar","family":"Asadi","sequence":"first","affiliation":[{"name":"Northeastern University, Boston, MA"}]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[{"name":"Northeastern University, Boston, MA"}]}],"member":"320","published-online":{"date-parts":[[2005,2,20]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"405","volume-title":"Using Run-Time Reconfiguration for Fault Injection in Hardware Prototypes,\" Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT)","author":"Antoni L.","year":"2000","unstructured":"L. Antoni , R. Leveugle , and B. Feher , \" Using Run-Time Reconfiguration for Fault Injection in Hardware Prototypes,\" Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT) , pp. 405 -- 413 , 2000 . L. Antoni, R. Leveugle, and B. Feher, \"Using Run-Time Reconfiguration for Fault Injection in Hardware Prototypes,\" Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT), pp. 405--413, 2000."},{"key":"e_1_3_2_1_2_1","first-page":"428","volume-title":"Fault Injection into SRAM-Based FPGAs for the Analysis of SEU Effects,\" Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT)","author":"Asadi G.","year":"2003","unstructured":"G. Asadi , G. Miremadi , H.R. Zarandi , and A. Ejlali , \" Fault Injection into SRAM-Based FPGAs for the Analysis of SEU Effects,\" Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT) , pp. 428 -- 430 , Tokyo , Japan, Dec 2003 . G. Asadi, G. Miremadi, H.R. Zarandi, and A. Ejlali, \"Fault Injection into SRAM-Based FPGAs for the Analysis of SEU Effects,\" Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT), pp. 428--430, Tokyo, Japan, Dec 2003."},{"key":"e_1_3_2_1_3_1","volume-title":"Washington D.C.","author":"Asadi G.","year":"2004","unstructured":"G. Asadi and M. B. Tahoori , \" An Analytical Approach for Soft Error Rate Estimation of SRAM-Based FPGAs,\" Proceedings of the Military and Aerospace Applications of Programmable Logic Devices (MAPLD) , Washington D.C. , September 2004 . G. Asadi and M. B. Tahoori, \"An Analytical Approach for Soft Error Rate Estimation of SRAM-Based FPGAs,\" Proceedings of the Military and Aerospace Applications of Programmable Logic Devices (MAPLD), Washington D.C., September 2004."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.49"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/32.44380"},{"key":"e_1_3_2_1_6_1","volume-title":"XAPP216 (v1.0)","author":"Carmichael C.","year":"2000","unstructured":"C. Carmichael , M. Caffrey , and A. Salazar , \" Correcting Single-Event Upsets Through Virtex Partial Configuration,\" Xilinx Application Notes , XAPP216 (v1.0) , June 2000 . C. Carmichael, M. Caffrey, and A. Salazar, \"Correcting Single-Event Upsets Through Virtex Partial Configuration,\" Xilinx Application Notes, XAPP216 (v1.0), June 2000."},{"key":"e_1_3_2_1_7_1","volume-title":"Washington D.C.","author":"Carmichael C.","year":"2001","unstructured":"C. Carmichael , E. Fuller , J. Fabula , and F. Lima , \" Proton Testing of SEU Mitigation Methods for the Virtex FPGA,\" Proceedings of the Military and Aerospace Applications of Programmable Logic Devices (MAPLD) , Washington D.C. , September 2001 . C. Carmichael, E. Fuller, J. Fabula, and F. Lima, \"Proton Testing of SEU Mitigation Methods for the Virtex FPGA,\" Proceedings of the Military and Aerospace Applications of Programmable Logic Devices (MAPLD), Washington D.C., September 2001."},{"key":"e_1_3_2_1_8_1","volume-title":"Washington D.C.","author":"Carmichael C.","year":"1999","unstructured":"C. Carmichael , E. Fuller , P. Blain , and M. Caffrey , \" SEU Mitigation Techniques for Virtex FPGAs in Space Applications,\" Proceedings of the Military and Aerospace Applications of Programmable Logic Devices (MAPLD) , Washington D.C. , 1999 . C. Carmichael, E. Fuller, P. Blain, and M. Caffrey, \"SEU Mitigation Techniques for Virtex FPGAs in Space Applications,\" Proceedings of the Military and Aerospace Applications of Programmable Logic Devices (MAPLD), Washington D.C., 1999."},{"key":"e_1_3_2_1_9_1","volume-title":"Reno","author":"Fuller E.","year":"2000","unstructured":"E. Fuller , M. Caffrey , A. Salazar , C. Carmichael , and J. Fabula , \" Radiation Characterization and SEU Mitigation of the Virtex FPGA for Space-Based Reconfigurable Computing,\" Proc. of the IEEE Nuclear and Space Radiation Effects Conference (NSREC) , Reno , Nevada , July 2000 . E. Fuller, M. Caffrey, A. Salazar, C. Carmichael, and J. Fabula, \"Radiation Characterization and SEU Mitigation of the Virtex FPGA for Space-Based Reconfigurable Computing,\" Proc. of the IEEE Nuclear and Space Radiation Effects Conference (NSREC), Reno, Nevada, July 2000."},{"key":"e_1_3_2_1_10_1","volume-title":"Santa Fe","author":"Gokhale M.","year":"2004","unstructured":"M. Gokhale , P. Graham , E. Johnson , N. Rollins , and M. Wirthlin , \" Dynamic Reconfiguration for Management of Radiation-Induced Faults in FPGAs,\" Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS'04), pp. 145--150 , Santa Fe , New Mexico , April 2004 . M. Gokhale, P. Graham, E. Johnson, N. Rollins, and M. Wirthlin, \"Dynamic Reconfiguration for Management of Radiation-Induced Faults in FPGAs,\" Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS'04), pp. 145--150, Santa Fe, New Mexico, April 2004."},{"key":"e_1_3_2_1_11_1","volume-title":"Washington DC","author":"Graham P.","year":"2003","unstructured":"P. Graham , M. Caffrey , J. Zimmerman , D. E. Johnson , P. Sundararajan , and C. Patterson , \" Consequences and Categories of SRAM FPGA Configuration SEUs,\" Proceedings of the Military and Aerospace Applications of Programmable Logic Devices (MAPLD) , Washington DC , September 2003 . P. Graham, M. Caffrey, J. Zimmerman, D. E. Johnson, P. Sundararajan, and C. Patterson, \"Consequences and Categories of SRAM FPGA Configuration SEUs,\" Proceedings of the Military and Aerospace Applications of Programmable Logic Devices (MAPLD), Washington DC, September 2003."},{"key":"e_1_3_2_1_12_1","volume-title":"Digest of Technical Papers, PP. 73--74","author":"Hareland S.","year":"2001","unstructured":"S. Hareland , J. Maiz , M. Alavi , K. Mistry , S. Walstra , and C. Dai , \" Impact of CMOS Scaling and SOI on soft error rates of logic processes,\" Symposium on VLSI Technology , Digest of Technical Papers, PP. 73--74 , June 2001 . S. Hareland, J. Maiz, M. Alavi, K. Mistry, S. Walstra, and C. Dai, \"Impact of CMOS Scaling and SOI on soft error rates of logic processes,\" Symposium on VLSI Technology, Digest of Technical Papers, PP. 73--74, June 2001."},{"key":"e_1_3_2_1_13_1","volume-title":"Fault-Tolerant Computer System Design","author":"Iyer R. K.","year":"1996","unstructured":"R. K. Iyer and D. Tang , \" Experimental Analysis of Computer System Dependability ,\" in Chapter 5 of Fault-Tolerant Computer System Design , D. K. Pradhan (ed.), Prentice-Hall , 1996 . R. K. Iyer and D. Tang, \"Experimental Analysis of Computer System Dependability,\" in Chapter 5 of Fault-Tolerant Computer System Design, D. K. Pradhan (ed.), Prentice-Hall, 1996."},{"key":"e_1_3_2_1_14_1","unstructured":"B. W. Johnson \"Design & analysis of fault tolerant digital systems \" Addison-Wesley Longman Publishing ISBN:0-201-07570-9 Boston MA 1988.   B. W. Johnson \"Design & analysis of fault tolerant digital systems \" Addison-Wesley Longman Publishing ISBN:0-201-07570-9 Boston MA 1988."},{"key":"e_1_3_2_1_15_1","first-page":"61","volume-title":"Digest of Technical Papers","author":"Karnik T.","year":"2001","unstructured":"T. Karnik , B. Bloechel , K. Soumyanath , V. De , and S. Borkar , \" Scaling Trends of Cosmic Rays Induced Soft Errors in Static Latches Beyond 0.18\u03bc,\" Symposium on VLSI Circuits , Digest of Technical Papers , pp. 61 -- 62 , June 2001 . T. Karnik, B. Bloechel, K. Soumyanath, V. De, and S. Borkar, \"Scaling Trends of Cosmic Rays Induced Soft Errors in Static Latches Beyond 0.18\u03bc,\" Symposium on VLSI Circuits, Digest of Technical Papers, pp. 61--62, June 2001."},{"key":"e_1_3_2_1_16_1","volume-title":"April","author":"Kodavarti R.","year":"1993","unstructured":"R. Kodavarti and D. E. Ross , \" Signal Probability Calculation Using Partial Functional Manipulation,\" Proc. of the VLSI Test Sym., {Digest of Papers} , April 1993 . R. Kodavarti and D. E. Ross, \"Signal Probability Calculation Using Partial Functional Manipulation,\" Proc. of the VLSI Test Sym., {Digest of Papers}, April 1993."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/647833.738002"},{"key":"e_1_3_2_1_18_1","first-page":"340","author":"Liden P.","year":"1994","unstructured":"P. Liden , P. Dahlgren , R. Johansson , and J. Karlsson , \"On Latching Probability of Particle Induced Transients in Combinational Networks,\" Proceedings of the 24th Symposium on Fault-Tolerant Computing (FTCS-24) , pp. 340 -- 349 , 1994 . P. Liden, P. Dahlgren, R. Johansson, and J. Karlsson, \"On Latching Probability of Particle Induced Transients in Combinational Networks,\" Proceedings of the 24th Symposium on Fault-Tolerant Computing (FTCS-24), pp. 340--349, 1994.","journal-title":"\"On Latching Probability of Particle Induced Transients in Combinational Networks,\" Proceedings of the 24th Symposium on Fault-Tolerant Computing (FTCS-24)"},{"key":"e_1_3_2_1_19_1","volume-title":"FRANCE","author":"Lima F.","year":"2001","unstructured":"F. Lima , C. Carmichael , J. Fabula , R. Padovani , and R. Reis , \" A Fault Injection Analysis of Virtex FPGA TMR Design Methodology,\" Proceedings of the Radiation Effects on Components and Systems Conference (RADECS2001), Grenoble , FRANCE , 2001 . F. Lima, C. Carmichael, J. Fabula, R. Padovani, and R. Reis, \"A Fault Injection Analysis of Virtex FPGA TMR Design Methodology,\" Proceedings of the Radiation Effects on Components and Systems Conference (RADECS2001), Grenoble, FRANCE, 2001."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775997"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"A. Majumdar and S. B. K. Vrudhula \"Analysis of Signal Probability in Logic Circuits Using Stochastic Models \" IEEE Transactions on Very Large Scale Integration (VLSI) Systems pp. 365--379 Vol. 1 No. 3 Sep. 1993.  A. Majumdar and S. B. K. Vrudhula \"Analysis of Signal Probability in Logic Circuits Using Stochastic Models \" IEEE Transactions on Very Large Scale Integration (VLSI) Systems pp. 365--379 Vol. 1 No. 3 Sep. 1993.","DOI":"10.1109\/92.238448"},{"key":"e_1_3_2_1_22_1","volume-title":"NC","author":"Mohanram K.","year":"2003","unstructured":"K. Mohanram and N. A. Touba , \" Cost-Effective Approach for Reducing Soft Error Failure Rate in Logic Circuits,\" Proceedings of the International Test Conference (ITC), pp. 893--901, Charlotte , NC , October 2003 . K. Mohanram and N. A. Touba, \"Cost-Effective Approach for Reducing Soft Error Failure Rate in Logic Circuits,\" Proceedings of the International Test Conference (ITC), pp. 893--901, Charlotte, NC, October 2003."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.556861"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224279"},{"key":"e_1_3_2_1_25_1","volume-title":"Montpellier","author":"Rebaudengo M.","year":"2002","unstructured":"M. Rebaudengo , M. Sonza Reorda , and M. Violante , \" Simulation-Based Analysis of SEU Effects on SRAM-Based FPGAs,\" Proceeding of the 12th International Conference on Field-Programmable Logic and Applications (FPL2002) , Montpellier , France , September 2002 . M. Rebaudengo, M. Sonza Reorda, and M. Violante, \"Simulation-Based Analysis of SEU Effects on SRAM-Based FPGAs,\" Proceeding of the 12th International Conference on Field-Programmable Logic and Applications (FPL2002), Montpellier, France, September 2002."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.5009315"},{"key":"e_1_3_2_1_27_1","volume-title":"Washington D.C.","author":"Shivakumar P.","year":"2002","unstructured":"P. Shivakumar , M. Kistler , S. W. Keckler , D. Burger , L. Alvisi , \"Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic,\" Proc. of the International Conference on Dependable Systems and Networks (DSN'02) , Washington D.C. , June 2002 . P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, L. Alvisi, \"Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic,\" Proc. of the International Conference on Dependable Systems and Networks (DSN'02), Washington D.C., June 2002."},{"key":"e_1_3_2_1_28_1","volume-title":"MD","author":"Tahoori M. B.","year":"2002","unstructured":"M. B. Tahoori , S. Mitra , S. Toutounchi , and E. J. McCluskey , \" Fault Grading FPGA Interconnect Test Configurations,\" Proceedings of the International Test Conference (ITC), pp. 608--617, Baltimore , MD , October 2002 . M. B. Tahoori, S. Mitra, S. Toutounchi, and E. J. McCluskey, \"Fault Grading FPGA Interconnect Test Configurations,\" Proceedings of the International Test Conference (ITC), pp. 608--617, Baltimore, MD, October 2002."},{"key":"e_1_3_2_1_29_1","unstructured":"Xilinx \"Virtex 2.5V Field Programmable Gate Arrays \" Data Sheet DS003-1 Xilinx San Jose CA April 2001.  Xilinx \"Virtex 2.5V Field Programmable Gate Arrays \" Data Sheet DS003-1 Xilinx San Jose CA April 2001."},{"key":"e_1_3_2_1_30_1","unstructured":"Xilinx \"Virtex-II 1.5V Field-Programmable Gate Arrays \" Data Sheet DS031-1 (v1.7) Xilinx San Jose October 2001.  Xilinx \"Virtex-II 1.5V Field-Programmable Gate Arrays \" Data Sheet DS031-1 (v1.7) Xilinx San Jose October 2001."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0019"}],"event":{"name":"FPGA05: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays 2005","location":"Monterey California USA","acronym":"FPGA05","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2005 ACM\/SIGDA 13th international symposium on Field-programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046212","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1046192.1046212","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:43:34Z","timestamp":1750286614000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046212"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,2,20]]},"references-count":31,"alternative-id":["10.1145\/1046192.1046212","10.1145\/1046192"],"URL":"https:\/\/doi.org\/10.1145\/1046192.1046212","relation":{},"subject":[],"published":{"date-parts":[[2005,2,20]]},"assertion":[{"value":"2005-02-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}