{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:58:07Z","timestamp":1750309087300,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,2,20]],"date-time":"2005-02-20T00:00:00Z","timestamp":1108857600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,2,20]]},"DOI":"10.1145\/1046192.1046214","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"163-173","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Automated synthesis for asynchronous FPGAs"],"prefix":"10.1145","author":[{"given":"Song","family":"Peng","sequence":"first","affiliation":[{"name":"Cornell University, Ithaca, NY"}]},{"given":"David","family":"Fang","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY"}]},{"given":"John","family":"Teifel","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY"}]},{"given":"Rajit","family":"Manohar","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY"}]}],"member":"320","published-online":{"date-parts":[[2005,2,20]]},"reference":[{"volume-title":"Massachusetts Institute of Technology","year":"1999","author":"Ananian C. S.","key":"e_1_3_2_1_1_1"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/647924.738755"},{"volume-title":"Thesis","year":"2004","author":"Teifel J.","key":"e_1_3_2_1_3_1"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2004.1299284"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_34"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968300"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275745"},{"volume-title":"Proceedings of Symposium on Field-Programmable Custom Computing Machines","year":"2003","author":"Kagotani H.","key":"e_1_3_2_1_8_1"},{"volume-title":"Proceedings of International Conference on Field Programmable Logic and Applications","year":"1992","author":"Hauck S.","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19960655"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1994.303848"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1996.510531"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/785167.785349"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2001.954693"},{"key":"e_1_3_2_1_15_1","unstructured":"K. Maheswaran. Implementing Self-Timed Circuits in Field Programmable Gate Arrays. Master's thesis University of California at Davis 1995.]]  K. Maheswaran. Implementing Self-Timed Circuits in Field Programmable Gate Arrays. Master's thesis University of California at Davis 1995.]]"},{"volume-title":"Prentice Hall","year":"1991","author":"Dennis J. B.","key":"e_1_3_2_1_16_1"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/647928.739724"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/648084.747161"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2004.1299289"},{"volume-title":"Proceedings of the Conference on Advanced Research in VLSI","year":"1997","author":"Martin A.J.","key":"e_1_3_2_1_21_1"},{"key":"e_1_3_2_1_22_1","unstructured":"Xilinx Inc. Virtex\u2122 2.5V Field Programmable Gate Arrays. Xilinx Data Sheet 2002.]]  Xilinx Inc. Virtex\u2122 2.5V Field Programmable Gate Arrays. Xilinx Data Sheet 2002.]]"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/785165.785281"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968283"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/780732.780760"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296459"}],"event":{"name":"FPGA05: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA05"},"container-title":["Proceedings of the 2005 ACM\/SIGDA 13th international symposium on Field-programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046214","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1046192.1046214","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:43:34Z","timestamp":1750286614000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046214"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,2,20]]},"references-count":25,"alternative-id":["10.1145\/1046192.1046214","10.1145\/1046192"],"URL":"https:\/\/doi.org\/10.1145\/1046192.1046214","relation":{},"subject":[],"published":{"date-parts":[[2005,2,20]]},"assertion":[{"value":"2005-02-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}