{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:58:07Z","timestamp":1750309087294,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,2,20]],"date-time":"2005-02-20T00:00:00Z","timestamp":1108857600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,2,20]]},"DOI":"10.1145\/1046192.1046216","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"184-195","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Evaluating heuristics in automatically mapping multi-loop applications to FPGAs"],"prefix":"10.1145","author":[{"given":"Heidi","family":"Ziegler","sequence":"first","affiliation":[{"name":"University of Southern California, Marina del Rey, CA"}]},{"given":"Mary","family":"Hall","sequence":"additional","affiliation":[{"name":"University of Southern California, Marina del Rey, CA"}]}],"member":"320","published-online":{"date-parts":[[2005,2,20]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"The Stanford SUIF compilation system. Public Domain Software and Documentation http:\/\/suif.stanford.edu.  The Stanford SUIF compilation system. Public Domain Software and Documentation http:\/\/suif.stanford.edu."},{"key":"e_1_3_2_1_2_1","volume-title":"HP Labs","author":"Abraham S.","year":"1999","unstructured":"S. Abraham , B. Rau , R. Schreiber , G. Snider , and M. Schlansker . Efficient design space exploration in PICO. Technical report , HP Labs , 1999 . S. Abraham, B. Rau, R. Schreiber, G. Snider, and M. Schlansker. Efficient design space exploration in PICO. Technical report, HP Labs, 1999."},{"key":"e_1_3_2_1_3_1","volume-title":"Compilers Principles, Techniques, and Tools","author":"Aho A.","year":"1988","unstructured":"A. Aho , R. Sethi , and J. Ullman . Compilers Principles, Techniques, and Tools . Addison-Wesley Publishing , 1988 . A. Aho, R. Sethi, and J. Ullman. Compilers Principles, Techniques, and Tools. Addison-Wesley Publishing, 1988."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/155090.155102"},{"key":"e_1_3_2_1_6_1","unstructured":"Annapolis Micro Systems Inc. Wildstar\u2122 High Speed Digital Signal Processing Data Sheet 12463-0000 rev 1.2 edition.  Annapolis Micro Systems Inc. Wildstar\u2122 High Speed Digital Signal Processing Data Sheet 12463-0000 rev 1.2 edition."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279475"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/795658.795878"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/73141.74822"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.35"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/354880.354889"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1002\/spe.4380240104"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275758"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/795657.795812"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/500001.500039"},{"key":"e_1_3_2_1_16_1","volume-title":"Proc. 14th Workshop Languages and Compilers for Parallel Computing, LNCS. Springer-Verlag","author":"Diniz P.","year":"2001","unstructured":"P. Diniz , M. Hall , J. Park , B. So , and H. Ziegler . Bridging the gap between compilation and synthesis in the DEFACTO system . In Proc. 14th Workshop Languages and Compilers for Parallel Computing, LNCS. Springer-Verlag , 2001 . P. Diniz, M. Hall, J. Park, B. So, and H. Ziegler. Bridging the gap between compilation and synthesis in the DEFACTO system. In Proc. 14th Workshop Languages and Compilers for Parallel Computing, LNCS. Springer-Verlag, 2001."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1048935.1050159"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300982"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/224170.224337"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/169627.169747"},{"key":"e_1_3_2_1_21_1","first-page":"270","volume-title":"Proc. Intl. Conf. Field-Programmable Technology, IEEE","author":"Mencer O.","year":"2003","unstructured":"O. Mencer , D. Pearce , L~Howes, and W. Luk . Design space eploration with a stream compiler . In Proc. Intl. Conf. Field-Programmable Technology, IEEE , pages 270 -- 277 , 2003 . O. Mencer, D. Pearce, L~Howes, and W. Luk. Design space eploration with a stream compiler. In Proc. Intl. Conf. Field-Programmable Technology, IEEE, pages 270--277, 2003."},{"key":"e_1_3_2_1_22_1","unstructured":"Mentor Graphics Inc. Monet\u2122 1999.  Mentor Graphics Inc. Monet\u2122 1999."},{"key":"e_1_3_2_1_23_1","volume-title":"Proc. 7th Intl. Conf. Parallel Architecturs and Compilation Techniques - Workshop Reconfigurable Computing","author":"Najjar W.","year":"1998","unstructured":"W. Najjar , D. Draper , A. Bohm , and R. Beveridge . The Cameron project: high-level programming of image processing applications on reconfigurable computing machines . In Proc. 7th Intl. Conf. Parallel Architecturs and Compilation Techniques - Workshop Reconfigurable Computing , 1998 . W. Najjar, D. Draper, A. Bohm, and R. Beveridge. The Cameron project: high-level programming of image processing applications on reconfigurable computing machines. In Proc. 7th Intl. Conf. Parallel Architecturs and Compilation Techniques - Workshop Reconfigurable Computing, 1998."},{"key":"e_1_3_2_1_24_1","first-page":"271","volume-title":"Field Programmable Gate Arrays","author":"Page I.","year":"1991","unstructured":"I. Page and W. Luk . Compiling OCCAM into FPGAs . In Field Programmable Gate Arrays , pages 271 -- 283 . Abigdon EE and CS Books , 1991 . I. Page and W. Luk. Compiling OCCAM into FPGAs. In Field Programmable Gate Arrays, pages 271--283. Abigdon EE and CS Books, 1991."},{"key":"e_1_3_2_1_25_1","volume-title":"October","author":"Qasem A.","year":"2003","unstructured":"A. Qasem , G. Jin , and J. Mellor-Crummey . Improving performance with integrated program transformations. In manuscript , October 2003 . A. Qasem, G. Jin, and J. Mellor-Crummey. Improving performance with integrated program transformations. In manuscript, October 2003."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775963"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/512529.512550"},{"key":"e_1_3_2_1_29_1","first-page":"291","volume-title":"Proc. Intl. Symp. Code Gen. Opt.","author":"So B.","year":"2004","unstructured":"B. So , M. Hall , and H. Ziegler . Custom data layout for memory parallelism . In Proc. Intl. Symp. Code Gen. Opt. , pages 291 -- 302 , March 2004 . B. So, M. Hall, and H. Ziegler. Custom data layout for memory parallelism. In Proc. Intl. Symp. Code Gen. Opt., pages 291--302, March 2004."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/209936.209952"},{"key":"e_1_3_2_1_31_1","first-page":"52","volume-title":"Proc. IEEE Symp. FPGAs for Custom Computing Machines","author":"Weinhardt M.","year":"1999","unstructured":"M. Weinhardt and W. Luk . Pipelined vectorization for reconfigurable systems . In Proc. IEEE Symp. FPGAs for Custom Computing Machines , pages 52 -- 62 , 1999 . M. Weinhardt and W. Luk. Pipelined vectorization for reconfigurable systems. In Proc. IEEE Symp. FPGAs for Custom Computing Machines, pages 52--62, 1999."},{"key":"e_1_3_2_1_32_1","volume-title":"Addison","author":"Wolfe M.","year":"1996","unstructured":"M. Wolfe . Optimizing Supercompilers for Supercomputers . Addison , 1996 . M. Wolfe. Optimizing Supercompilers for Supercomputers. Addison, 1996."},{"key":"e_1_3_2_1_33_1","volume-title":"DS083-1(v2.4.1) edition","author":"Xilinx Inc.","year":"2003","unstructured":"Xilinx Inc. Virtex-II Pro\u2122 Platform FPGAs: introduction and overview , DS083-1(v2.4.1) edition , March 2003 . Xilinx Inc. Virtex-II Pro\u2122 Platform FPGAs: introduction and overview, DS083-1(v2.4.1) edition, March 2003."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775986"},{"key":"e_1_3_2_1_35_1","volume-title":"Proc. 16th Workshop Languages and Compilers for Parallel Computing, LNCS. Springer-Verlag","author":"Ziegler H.","year":"2003","unstructured":"H. Ziegler , M. Hall , and B. So . Search space properties for coarse-grained pipelined FPGA applications . In Proc. 16th Workshop Languages and Compilers for Parallel Computing, LNCS. Springer-Verlag , Oct 2003 . H. Ziegler, M. Hall, and B. So. Search space properties for coarse-grained pipelined FPGA applications. In Proc. 16th Workshop Languages and Compilers for Parallel Computing, LNCS. Springer-Verlag, Oct 2003."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/795660.795952"}],"event":{"name":"FPGA05: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA05"},"container-title":["Proceedings of the 2005 ACM\/SIGDA 13th international symposium on Field-programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046216","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1046192.1046216","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:43:34Z","timestamp":1750286614000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046216"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,2,20]]},"references-count":34,"alternative-id":["10.1145\/1046192.1046216","10.1145\/1046192"],"URL":"https:\/\/doi.org\/10.1145\/1046192.1046216","relation":{},"subject":[],"published":{"date-parts":[[2005,2,20]]},"assertion":[{"value":"2005-02-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}