{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:58:07Z","timestamp":1750309087003,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,2,20]],"date-time":"2005-02-20T00:00:00Z","timestamp":1108857600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,2,20]]},"DOI":"10.1145\/1046192.1046218","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"199-207","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["Power modeling and architecture evaluation for FPGA with novel circuits for Vdd programmability"],"prefix":"10.1145","author":[{"given":"Yan","family":"Lin","sequence":"first","affiliation":[{"name":"University of California, Los Angeles, CA"}]},{"given":"Fei","family":"Li","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, CA"}]},{"given":"Lei","family":"He","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, CA"}]}],"member":"320","published-online":{"date-parts":[[2005,2,20]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1145\/280756.280873"},{"doi-asserted-by":"crossref","unstructured":"K. Poon A. Yan and S. Wilton \"A flexible power model for FPGAs \" in Proc. of 12th International conference on Field-Programmable Logic and Applications Sep 2002.   K. Poon A. Yan and S. Wilton \"A flexible power model for FPGAs \" in Proc. of 12th International conference on Field-Programmable Logic and Applications Sep 2002.","key":"e_1_3_2_1_2_1","DOI":"10.1007\/3-540-46117-5_33"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/611817.611844"},{"volume-title":"IEEE Custom Integrated Circuits Conf.","year":"2003","author":"Tuan T.","key":"e_1_3_2_1_4_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1145\/968280.968287"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.5555\/996070.1009965"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1145\/968280.968289"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/968280.968288"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/996566.996767"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/ICCAD.2004.1382678"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.5555\/553523"},{"unstructured":"G. G. Lemieux and S. D. Brown \"A detailed router for allocating wire segments in field-programmable gate arrays \" in Proceedings of the ACM Physical Design Workshop April 1993.  G. G. Lemieux and S. D. Brown \"A detailed router for allocating wire segments in field-programmable gate arrays \" in Proceedings of the ACM Physical Design Workshop April 1993.","key":"e_1_3_2_1_12_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/43.248073"},{"unstructured":"U. of Berkeley Device~Group \"Predictive technology model \" in http:\/\/www.device.eecs.berkeley.edu\/~ptm\/mosfet.html 2002.  U. of Berkeley Device~Group \"Predictive technology model \" in http:\/\/www.device.eecs.berkeley.edu\/~ptm\/mosfet.html 2002.","key":"e_1_3_2_1_14_1"},{"unstructured":"International Technology Roadmap for Semiconductor in http:\/\/public.itrs.net\/ 2002.  International Technology Roadmap for Semiconductor in http:\/\/public.itrs.net\/ 2002.","key":"e_1_3_2_1_15_1"},{"unstructured":"S. Trimberger \"Private conversation \" 2003.  S. Trimberger \"Private conversation \" 2003.","key":"e_1_3_2_1_16_1"},{"doi-asserted-by":"crossref","unstructured":"J. Rose et al \"Architecture of field-programmable gate arrays: The effect of logic functionality on area efficiency \" ISSCC 1990.  J. Rose et al \"Architecture of field-programmable gate arrays: The effect of logic functionality on area efficiency \" ISSCC 1990.","key":"e_1_3_2_1_17_1","DOI":"10.1109\/4.62145"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1145\/329166.329171"},{"unstructured":"Xilinx Corporation \"Virtex-II 1.5v platform FPGA complete data sheet \" July 2002.  Xilinx Corporation \"Virtex-II 1.5v platform FPGA complete data sheet \" July 2002.","key":"e_1_3_2_1_19_1"},{"key":"e_1_3_2_1_20_1","first-page":"495","volume-title":"IEEE Custom Integrated Circuits Conf.","author":"Hamada M.","year":"1998"}],"event":{"sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"acronym":"FPGA05","name":"FPGA05: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays 2005","location":"Monterey California USA"},"container-title":["Proceedings of the 2005 ACM\/SIGDA 13th international symposium on Field-programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046218","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1046192.1046218","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:43:34Z","timestamp":1750286614000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046218"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,2,20]]},"references-count":20,"alternative-id":["10.1145\/1046192.1046218","10.1145\/1046192"],"URL":"https:\/\/doi.org\/10.1145\/1046192.1046218","relation":{},"subject":[],"published":{"date-parts":[[2005,2,20]]},"assertion":[{"value":"2005-02-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}