{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:58:07Z","timestamp":1750309087321,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,2,20]],"date-time":"2005-02-20T00:00:00Z","timestamp":1108857600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,2,20]]},"DOI":"10.1145\/1046192.1046224","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"246-257","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["CUSP"],"prefix":"10.1145","author":[{"given":"Graham","family":"Schelle","sequence":"first","affiliation":[{"name":"University of Colorado at Boulder, Boulder, CO"}]},{"given":"Dirk","family":"Grunwald","sequence":"additional","affiliation":[{"name":"University of Colorado at Boulder, Boulder, CO"}]}],"member":"320","published-online":{"date-parts":[[2005,2,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/55364.55385"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/74818.74822"},{"key":"e_1_3_2_1_3_1","unstructured":"Catapult C synthesis. http:\/\/www.mentor.com\/c-design\/catapult.html.  Catapult C synthesis. http:\/\/www.mentor.com\/c-design\/catapult.html."},{"key":"e_1_3_2_1_4_1","first-page":"385","volume-title":"Proc. 13th International Workshop on Field Programmable Logic and Applications","author":"Keller P. J.-R. E.","year":"1988","unstructured":"P. J.-R. E. Keller and G. Brebner . Software decelarators . In Proc. 13th International Workshop on Field Programmable Logic and Applications , pages 385 -- 395 . Springer LCNS 2778, September 1988 . P. J.-R. E. Keller and G. Brebner. Software decelarators. In Proc. 13th International Workshop on Field Programmable Logic and Applications, pages 385--395. Springer LCNS 2778, September 1988."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/645609.662325"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/822079.822729"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_118"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/354871.354874"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996811"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/144953.144998"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277850"},{"key":"e_1_3_2_1_12_1","unstructured":"Open systemc initiative. http:\/\/www.systemc.org.  Open systemc initiative. http:\/\/www.systemc.org."},{"key":"e_1_3_2_1_13_1","unstructured":"Virtex-II Pro FPGAs. http:\/\/www.xilinx.com\/virtex2pro\/.  Virtex-II Pro FPGAs. http:\/\/www.xilinx.com\/virtex2pro\/."},{"key":"e_1_3_2_1_14_1","volume-title":"EEDesign","author":"Wilson R.","year":"2002","unstructured":"R. Wilson . The problem with memory . EEDesign , March 2002 . R. Wilson. The problem with memory. EEDesign, March 2002."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/822079.822731"}],"event":{"name":"FPGA05: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA05"},"container-title":["Proceedings of the 2005 ACM\/SIGDA 13th international symposium on Field-programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046224","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1046192.1046224","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:43:34Z","timestamp":1750286614000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1046192.1046224"}},"subtitle":["a modular framework for high speed network applications on FPGAs"],"short-title":[],"issued":{"date-parts":[[2005,2,20]]},"references-count":15,"alternative-id":["10.1145\/1046192.1046224","10.1145\/1046192"],"URL":"https:\/\/doi.org\/10.1145\/1046192.1046224","relation":{},"subject":[],"published":{"date-parts":[[2005,2,20]]},"assertion":[{"value":"2005-02-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}