{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:58:04Z","timestamp":1750309084408,"version":"3.41.0"},"publisher-location":"New York, New York, USA","reference-count":0,"publisher":"ACM Press","license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1145\/1054943.1054960","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"121-128","source":"Crossref","is-referenced-by-count":0,"title":["SCIMA-SMP"],"prefix":"10.1145","author":[{"given":"Chikafumi","family":"Takahashi","sequence":"first","affiliation":[]},{"given":"Masaaki","family":"Kondo","sequence":"additional","affiliation":[]},{"given":"Taisuke","family":"Boku","sequence":"additional","affiliation":[]},{"given":"Daisuke","family":"Takahashi","sequence":"additional","affiliation":[]},{"given":"Hiroshi","family":"Nakamura","sequence":"additional","affiliation":[]},{"given":"Mitsuhisa","family":"Sato","sequence":"additional","affiliation":[]}],"member":"320","event":{"number":"3","sponsor":["undetermined"],"acronym":"WMPI '04","name":"the 3rd workshop","start":{"date-parts":[[2004,6,20]]},"theme":"in conjunction with the 31st international symposium on computer architecture","location":"Munich, Germany","end":{"date-parts":[[2004,6,20]]}},"container-title":["Proceedings of the 3rd workshop on Memory performance issues in conjunction with the 31st international symposium on computer architecture - WMPI '04"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1054943.1054960","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=1054960&ftid=309351&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:43:30Z","timestamp":1750286610000},"score":1,"resource":{"primary":{"URL":"http:\/\/portal.acm.org\/citation.cfm?doid=1054943.1054960"}},"subtitle":["on-chip memory processor architecture for SMP"],"proceedings-subject":"Memory performance issues","short-title":[],"issued":{"date-parts":[[2004]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1145\/1054943.1054960","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}