{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:41:50Z","timestamp":1750308110913,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,4,3]],"date-time":"2005-04-03T00:00:00Z","timestamp":1112486400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,3]]},"DOI":"10.1145\/1055137.1055152","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"63-69","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Effects of on-chip inductance on power distribution grid"],"prefix":"10.1145","author":[{"given":"Atsushi","family":"Muramatsu","sequence":"first","affiliation":[{"name":"Kyoto University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masanori","family":"Hashimoto","sequence":"additional","affiliation":[{"name":"Osaka University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hidetoshi","family":"Onodera","sequence":"additional","affiliation":[{"name":"Kyoto University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,4,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-0399-6","volume-title":"Power Distribution Networks in High Speed Integrated Circuits,\" Kluwer Academic Publishers","author":"Mezhiba A. V.","year":"2004","unstructured":"A. V. Mezhiba and E. G. Friedman , \" Power Distribution Networks in High Speed Integrated Circuits,\" Kluwer Academic Publishers , 2004 . A. V. Mezhiba and E. G. Friedman, \"Power Distribution Networks in High Speed Integrated Circuits,\" Kluwer Academic Publishers, 2004."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804082"},{"key":"e_1_3_2_1_3_1","volume-title":"International Symposium on Quality Electronic Design","author":"Lee W. H.","year":"2004","unstructured":"W. H. Lee , S. Pant and D. Blaauw , \" Analysis and reduction of on-chip inductance effects in power supply grids,\" in Proc . International Symposium on Quality Electronic Design , 2004 . W. H. Lee, S. Pant and D. Blaauw, \"Analysis and reduction of on-chip inductance effects in power supply grids,\" in Proc. International Symposium on Quality Electronic Design, 2004."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129156402001472"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266307"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378501"},{"key":"e_1_3_2_1_7_1","first-page":"4","article-title":"Fast on-chip inductance extraction of VLSI including angled interconnects","volume":"86","author":"Kurokawa A.","year":"2003","unstructured":"A. Kurokawa , K. Hachiya , K. Tokumasu and H. Masuda , \" Fast on-chip inductance extraction of VLSI including angled interconnects ,\" IEICE Trans. Fundamentals , vol. E86 -A, No. 4 , pp. 841--845, Apr. 2003 . A. Kurokawa, K. Hachiya, K. Tokumasu and H. Masuda, \"Fast on-chip inductance extraction of VLSI including angled interconnects,\" IEICE Trans. Fundamentals, vol. E86-A, No. 4, pp. 841--845, Apr. 2003.","journal-title":"IEICE Trans. Fundamentals"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.1974.1128204"},{"key":"e_1_3_2_1_9_1","first-page":"101","volume-title":"IEEE 3rd Topical Meeting of Electrical Performance of Electronic Packaging","author":"Smith L.","year":"1994","unstructured":"L. Smith , \"Decoupling capacitor calculations for CMOS circuits,\" in Proc . IEEE 3rd Topical Meeting of Electrical Performance of Electronic Packaging , pp. 101 -- 105 , Nov. 1994 . L. Smith, \"Decoupling capacitor calculations for CMOS circuits,\" in Proc. IEEE 3rd Topical Meeting of Electrical Performance of Electronic Packaging, pp. 101--105, Nov. 1994."}],"event":{"name":"ISPD05: International Symposium on Physical Design 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"San Francisco California USA","acronym":"ISPD05"},"container-title":["Proceedings of the 2005 international symposium on Physical design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1055137.1055152","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1055137.1055152","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:08:10Z","timestamp":1750262890000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1055137.1055152"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4,3]]},"references-count":9,"alternative-id":["10.1145\/1055137.1055152","10.1145\/1055137"],"URL":"https:\/\/doi.org\/10.1145\/1055137.1055152","relation":{},"subject":[],"published":{"date-parts":[[2005,4,3]]},"assertion":[{"value":"2005-04-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}