{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:41:50Z","timestamp":1750308110697,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,4,3]],"date-time":"2005-04-03T00:00:00Z","timestamp":1112486400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,3]]},"DOI":"10.1145\/1055137.1055155","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"86-93","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["An efficient surface-based low-power buffer insertion algorithm"],"prefix":"10.1145","author":[{"given":"Rajeev R.","family":"Rao","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Charles J.","family":"Alpert","sequence":"additional","affiliation":[{"name":"IBM Corporation, Austin, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sani","family":"Nassif","sequence":"additional","affiliation":[{"name":"IBM Corporation, Austin, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,4,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277071"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112223"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266291"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277145"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.766728"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.771182"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825875"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.819910"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/874066.875826"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.851998"},{"key":"e_1_3_2_1_11_1","volume-title":"ASP-DAC","author":"Dechu S.","year":"2004","unstructured":"S. Dechu , Z. Shen , C. Chu , \"An efficient routing tree construction algorithm with buffer insertion , wire sizing and obstacle considerations \", ASP-DAC 2004 . S. Dechu, Z. Shen, C. Chu, \"An efficient routing tree construction algorithm with buffer insertion, wire sizing and obstacle considerations\", ASP-DAC 2004."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009948"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/962758.963409"},{"key":"e_1_3_2_1_14_1","volume-title":"DAC","author":"Weiping S.","year":"2003","unstructured":"S. Weiping , L. Zhuo , \"An O(nlogn) time algorithm for optimal buffer insertion \", DAC 2003 . S. Weiping, L. Zhuo, \"An O(nlogn) time algorithm for optimal buffer insertion\", DAC 2003."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825841"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009880"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640014"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383132"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"J. Lillis C.-K. Cheng T. Y. Lin \"Optimal wire sizing and buffer insertion for low power and a generalized delay model\" JSSC 31(3) 1996.  J. Lillis C.-K. Cheng T. Y. Lin \"Optimal wire sizing and buffer insertion for low power and a generalized delay model\" JSSC 31(3) 1996.","DOI":"10.1109\/4.494206"},{"key":"e_1_3_2_1_20_1","volume-title":"International Conf. on VLSI Design","author":"Shah J.","year":"1996","unstructured":"J. Shah , S. Sapatnekar , \"Wire sizing with buffer placement and sizing for power-delay tradeoffs \", International Conf. on VLSI Design , 1996 . J. Shah, S. Sapatnekar, \"Wire sizing with buffer placement and sizing for power-delay tradeoffs\", International Conf. on VLSI Design, 1996."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/81.481198"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/383251.383256"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/224841.225089"},{"key":"e_1_3_2_1_24_1","volume-title":"ICCAD","author":"Chen W.","year":"2000","unstructured":"W. Chen , C.-T. Hsieh , M. Pedram , \"Simultaneous gate sizing and fanout optimization \", ICCAD 2000 . W. Chen, C.-T. Hsieh, M. Pedram, \"Simultaneous gate sizing and fanout optimization\", ICCAD 2000."},{"key":"e_1_3_2_1_25_1","first-page":"19","article-title":"The transient response of a damped linear network with particular regard to wideband amplifiers","author":"Elmore W. C.","year":"1948","unstructured":"W. C. Elmore , \" The transient response of a damped linear network with particular regard to wideband amplifiers \", J. Applied Physics , 19 , 1948 . W. C. Elmore, \"The transient response of a damped linear network with particular regard to wideband amplifiers\", J. Applied Physics, 19, 1948.","journal-title":"J. Applied Physics"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/288548.289084"},{"key":"e_1_3_2_1_27_1","volume-title":"ICCD","author":"Haddad R.","year":"1997","unstructured":"R. Haddad , L. P. P. P. van Ginneken , N. Shenoy , \"Discrete drive selection for continuous sizing \", ICCD 1997 . R. Haddad, L. P. P. P. van Ginneken, N. Shenoy, \"Discrete drive selection for continuous sizing\", ICCD 1997."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277143"},{"key":"e_1_3_2_1_29_1","volume-title":"ICCAD","author":"Chen W.","year":"2000","unstructured":"W. Chen , C.-T. Hsieh , M. Pedram , \"Simultaneous gate sizing and fanout optimization \", ICCAD 2000 . W. Chen, C.-T. Hsieh, M. Pedram, \"Simultaneous gate sizing and fanout optimization\", ICCAD 2000."},{"key":"e_1_3_2_1_30_1","unstructured":"GNU Scientific Library (GSL) http:\/\/www.gnu.org\/software\/gsl\/.  GNU Scientific Library (GSL) http:\/\/www.gnu.org\/software\/gsl\/."},{"issue":"1","key":"e_1_3_2_1_31_1","article-title":"Buffered Steiner trees for difficult instances","volume":"21","author":"Alpert C. J.","year":"2002","unstructured":"C. J. Alpert , M. Hrkic , J. Hu , A. B. Kahng , J. Lillis , B. Liu , S. T. Quay , S. S. Sapatnekar , A. J. Sullivan , P. Villarrubia , \" Buffered Steiner trees for difficult instances \", IEEE Trans. on CAD , 21 ( 1 ), 2002 . C. J. Alpert, M. Hrkic, J. Hu, A. B. Kahng, J. Lillis, B. Liu, S. T. Quay, S. S. Sapatnekar, A. J. Sullivan, P. Villarrubia, \"Buffered Steiner trees for difficult instances\", IEEE Trans. on CAD, 21(1), 2002.","journal-title":"IEEE Trans. on CAD"},{"key":"e_1_3_2_1_32_1","unstructured":"http:\/\/dropzone.tamu.edu\/~cnsze\/GSRC\/ctree.html  http:\/\/dropzone.tamu.edu\/~cnsze\/GSRC\/ctree.html"},{"key":"e_1_3_2_1_33_1","unstructured":"International Technology Roadmap for Semiconductors (ITRS) 2001.  International Technology Roadmap for Semiconductors (ITRS) 2001."}],"event":{"name":"ISPD05: International Symposium on Physical Design 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"San Francisco California USA","acronym":"ISPD05"},"container-title":["Proceedings of the 2005 international symposium on Physical design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1055137.1055155","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1055137.1055155","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:08:10Z","timestamp":1750262890000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1055137.1055155"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4,3]]},"references-count":33,"alternative-id":["10.1145\/1055137.1055155","10.1145\/1055137"],"URL":"https:\/\/doi.org\/10.1145\/1055137.1055155","relation":{},"subject":[],"published":{"date-parts":[[2005,4,3]]},"assertion":[{"value":"2005-04-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}