{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:41:50Z","timestamp":1750308110473,"version":"3.41.0"},"reference-count":30,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2005,4,1]],"date-time":"2005-04-01T00:00:00Z","timestamp":1112313600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGOPS Oper. Syst. Rev."],"published-print":{"date-parts":[[2005,4]]},"abstract":"<jats:p>The appearance of simultaneous multithreading (SMT) processors, offering instruction-level parallelism and increasing hardware resources utilization, permits the execution of various instructions streams at the same time. A particular case is the Intel SMT implementation (Hyper-Threading Technology) where a processor can execute two instructions streams independently. Due to hardware resources sharing in a Hyper-Threading processor, both instruction streams can contend for the same execution resources depending on the instruction execution units utilization.As other works in this area have demonstrated, we have observed that the system throughput can be improved when the execution resources used by each thread are contemplated in their scheduling. Starting from the evaluation results, we propose a Thread Coloring philosophy that designs a way to manage information about resources utilization (hardware and software resources) per each thread. This policy permits the scheduler to select threads that will perform better with less resource contention, besides including OS upper layers in the resource management. The proposed Thread Coloring scheme establishes the bases of processor and OS cooperation, sharing resources utilization information and providing a form of controlling logical processor thread assignment taking into account possible resource contention.<\/jats:p>","DOI":"10.1145\/1055218.1055223","type":"journal-article","created":{"date-parts":[[2005,11,7]],"date-time":"2005-11-07T19:28:32Z","timestamp":1131391712000},"page":"54-70","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Thread coloring"],"prefix":"10.1145","volume":"39","author":[{"given":"Marisa","family":"Gil","sequence":"first","affiliation":[{"name":"Technical University of Catalonia, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruben","family":"Pinilla","sequence":"additional","affiliation":[{"name":"Technical University of Catalonia, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,4]]},"reference":[{"issue":"1","key":"e_1_2_1_1_1","first-page":"4","volume":"6","author":"Marr D. T.","year":"2002","unstructured":"D. T. Marr , F. Binns , D. L. Hill , G. Hinton , D. A. Koufaty , J. A. Miller , and M. Upton Hyper-Threading technology architecture and microarchitecture Intel Technology Journal , 6 ( 1 ): 4 -- 16 , February 2002 . D. T. Marr, F. Binns, D. L. Hill, G. Hinton, D. A. Koufaty, J. A. Miller, and M. Upton Hyper-Threading technology architecture and microarchitecture Intel Technology Journal, 6(1):4--16, February 2002.","journal-title":"Intel Technology Journal"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/121132.344329"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/146941.146944"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/74850.74866"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/346023.346046"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/586094.586109"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/121132.121155"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.17"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.37"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025127.1025997"},{"key":"e_1_2_1_13_1","first-page":"53","volume-title":"Pratt Multiprogramming Performance of the Pentium 4 with Hyper-Threading In the Third Annual Workshop on Duplicating, Deconstruction and Debunking (at ISCA'04)","author":"Bulpin James R.","year":"2004","unstructured":"James R. Bulpin and Ian A . Pratt Multiprogramming Performance of the Pentium 4 with Hyper-Threading In the Third Annual Workshop on Duplicating, Deconstruction and Debunking (at ISCA'04) , pp 53 -- 62 . June 2004 . James R. Bulpin and Ian A. Pratt Multiprogramming Performance of the Pentium 4 with Hyper-Threading In the Third Annual Workshop on Duplicating, Deconstruction and Debunking (at ISCA'04), pp 53--62. June 2004."},{"key":"e_1_2_1_14_1","volume-title":"September","author":"Tuck Nathan","year":"2003","unstructured":"Nathan Tuck and Dean M . Tullsen Initial Observations of the Simultaneous Multithreading Pentium 4 Processor Proceedings of 12th Intl Conference on Parallel Architectures and Compilation Techniques , September 2003 . Nathan Tuck and Dean M. Tullsen Initial Observations of the Simultaneous Multithreading Pentium 4 Processor Proceedings of 12th Intl Conference on Parallel Architectures and Compilation Techniques, September 2003."},{"key":"e_1_2_1_15_1","volume-title":"Pallipadi Enhancements for Hyper-Threading Technology in the Operating System - Seeking the Optimal Scheduling Proceedings of the 2nd Workshop on Industrial Experiences with Systems Software","author":"Nakajima J.","year":"2002","unstructured":"J. Nakajima and V. Pallipadi Enhancements for Hyper-Threading Technology in the Operating System - Seeking the Optimal Scheduling Proceedings of the 2nd Workshop on Industrial Experiences with Systems Software , Boston, MA, USA December 8, 2002 J. Nakajima and V. Pallipadi Enhancements for Hyper-Threading Technology in the Operating System - Seeking the Optimal Scheduling Proceedings of the 2nd Workshop on Industrial Experiences with Systems Software, Boston, MA, USA December 8, 2002"},{"key":"e_1_2_1_16_1","first-page":"Q1","author":"Hinton G.","year":"2001","unstructured":"G. Hinton , D. Sager , M. Upton , D. Boggs , D. Carmean , A. Kyker and P. Roussel The Microarchitecture of the Pentium 4 Processor Intel Technology Journal , Q1 , 2001 . G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker and P. Roussel The Microarchitecture of the Pentium 4 Processor Intel Technology Journal, Q1, 2001.","journal-title":"Processor Intel Technology Journal"},{"key":"e_1_2_1_17_1","unstructured":"Intel Corporation IA-32 Intel@ Architecture Optimization Reference Manual Order number 248966-011 2004. ftp:\/\/download.intel.com\/design\/Pentium4\/manuals\/24896611.pdf  Intel Corporation IA-32 Intel@ Architecture Optimization Reference Manual Order number 248966-011 2004. ftp:\/\/download.intel.com\/design\/Pentium4\/manuals\/24896611.pdf"},{"key":"e_1_2_1_18_1","unstructured":"Kernel Trap http:\/\/kerneltrap.org\/node\/view\/391\/972  Kernel Trap http:\/\/kerneltrap.org\/node\/view\/391\/972"},{"key":"e_1_2_1_19_1","unstructured":"LWN.net http:\/\/lwn.net\/Articles\/80911\/  LWN.net http:\/\/lwn.net\/Articles\/80911\/"},{"key":"e_1_2_1_20_1","unstructured":"AIM Benchmarks http:\/\/www.caldera.com\/developers\/community\/contrib\/aim.html  AIM Benchmarks http:\/\/www.caldera.com\/developers\/community\/contrib\/aim.html"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/958965.958971"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/945445.945471"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024411"},{"key":"e_1_2_1_24_1","unstructured":"Vuk Marojevic and Marisa Gil Evaluating Hyperthreading and VMware Technical report UPC-DAC-2004-27 July 2004.  Vuk Marojevic and Marisa Gil Evaluating Hyperthreading and VMware Technical report UPC-DAC-2004-27 July 2004."},{"key":"e_1_2_1_25_1","volume-title":"Conf. on Parallel Architectures and Compilation Techniques","author":"Gautham","year":"2002","unstructured":"Gautham K. Dorai and Donald Yeung Transparent Threads: Resource Sharing in SMT Processors for High Single-Thread Performance Proceedings of the 11th Intl . Conf. on Parallel Architectures and Compilation Techniques , 2002 . Gautham K. Dorai and Donald Yeung Transparent Threads: Resource Sharing in SMT Processors for High Single-Thread Performance Proceedings of the 11th Intl. Conf. on Parallel Architectures and Compilation Techniques, 2002."},{"key":"e_1_2_1_26_1","volume-title":"Milind Girkar and John P. Shen Physical Experimentation with Prefetching Helper Threads on Intels Hyper-Threaded Processors CGO","author":"Kim Dongkeun","year":"2004","unstructured":"Dongkeun Kim , Steve Shih-wei Liao , Perry H. Wang , Juan del Cuvillo , Xinmin Tian , Xiang Zou , Hong Wang , Donald Yeung , Milind Girkar and John P. Shen Physical Experimentation with Prefetching Helper Threads on Intels Hyper-Threaded Processors CGO 2004 . Dongkeun Kim, Steve Shih-wei Liao, Perry H. Wang, Juan del Cuvillo, Xinmin Tian, Xiang Zou, Hong Wang, Donald Yeung, Milind Girkar and John P. Shen Physical Experimentation with Prefetching Helper Threads on Intels Hyper-Threaded Processors CGO 2004."},{"key":"e_1_2_1_27_1","volume-title":"February 8-12","author":"Redstone Joshua","year":"2003","unstructured":"Joshua Redstone , Susan Eggers and Henry Levy Mini-threads: Increasing TLP on Small-Scale SMT Processors HPCA-9 , February 8-12 , 2003 . Joshua Redstone, Susan Eggers and Henry Levy Mini-threads: Increasing TLP on Small-Scale SMT Processors HPCA-9, February 8-12, 2003."},{"key":"e_1_2_1_28_1","unstructured":"Duc Vianney Hyper-Threading speeds Linux IBM developer Works January 2003. http:\/\/www-106.ibm.com\/developerworks\/linux\/library\/l-htl\/  Duc Vianney Hyper-Threading speeds Linux IBM developer Works January 2003. http:\/\/www-106.ibm.com\/developerworks\/linux\/library\/l-htl\/"},{"key":"e_1_2_1_29_1","volume-title":"February","author":"Wang H.","year":"2002","unstructured":"H. Wang , P. H. Wang , R. D. Weldon , S. M. Ettinger , H. Saito , M. Girkar , S. Shih-wei Liao and J. P. Shen Speculative Precomputation: Exploring the Use of Multithreading for Latency Tools Intel Technology Journal, 6(1):22--35 , February 2002 . H. Wang, P. H. Wang, R. D. Weldon, S. M. Ettinger, H. Saito, M. Girkar, S. Shih-wei Liao and J. P. Shen Speculative Precomputation: Exploring the Use of Multithreading for Latency Tools Intel Technology Journal, 6(1):22--35, February 2002."},{"issue":"1","key":"e_1_2_1_30_1","first-page":"47","volume":"6","author":"Chen Yen-Kuang","year":"2002","unstructured":"Yen-Kuang Chen , M. Holliman , E. Debes , S. Zheltov , A. Knyazev , S. Bratanov , R. Belenov and I. Santos Media Applications on Hyper-Threading Technology Intel Technology Journal , 6 ( 1 ): 47 -- 57 , February 2002 . Yen-Kuang Chen, M. Holliman, E. Debes, S. Zheltov, A. Knyazev, S. Bratanov, R. Belenov and I. Santos Media Applications on Hyper-Threading Technology Intel Technology Journal, 6(1):47--57, February 2002.","journal-title":"Santos Media Applications on Hyper-Threading Technology Intel Technology Journal"},{"key":"e_1_2_1_31_1","volume-title":"Avijit Purkayastha and John R. Boisseau Exploring the Effects of Hyper-Threading on Scientific Applications 45th CUG Conference","author":"Milfeld Kent F.","year":"2003","unstructured":"Kent F. Milfeld , Chona S. Guiang , Avijit Purkayastha and John R. Boisseau Exploring the Effects of Hyper-Threading on Scientific Applications 45th CUG Conference , May 12-16, 2003 . Kent F. Milfeld, Chona S. Guiang, Avijit Purkayastha and John R. Boisseau Exploring the Effects of Hyper-Threading on Scientific Applications 45th CUG Conference, May 12-16, 2003."}],"container-title":["ACM SIGOPS Operating Systems Review"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1055218.1055223","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1055218.1055223","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:08:11Z","timestamp":1750262891000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1055218.1055223"}},"subtitle":["a scheduler proposal from user to hardware threads"],"short-title":[],"issued":{"date-parts":[[2005,4]]},"references-count":30,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2005,4]]}},"alternative-id":["10.1145\/1055218.1055223"],"URL":"https:\/\/doi.org\/10.1145\/1055218.1055223","relation":{},"ISSN":["0163-5980"],"issn-type":[{"type":"print","value":"0163-5980"}],"subject":[],"published":{"date-parts":[[2005,4]]},"assertion":[{"value":"2005-04-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}