{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:43:45Z","timestamp":1750308225776,"version":"3.41.0"},"reference-count":20,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2005,3,1]],"date-time":"2005-03-01T00:00:00Z","timestamp":1109635200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2005,3]]},"abstract":"<jats:p>Memory encryption has become a common approach to providing a secure processing environment, but current schemes suffer from extra performance and storage overheads. This paper presents predecryption as a method of providing this security with less overhead by using well-known prefetching techniques to retrieve data from memory and perform decryption before it is needed by the processor. Our results, tested mostly on SPEC 2000 benchmarks, show that using our predecryption scheme can actually result in no increase in execution time despite an extra 128 cycle decryption latency per memory block access.<\/jats:p>","DOI":"10.1145\/1055626.1055631","type":"journal-article","created":{"date-parts":[[2005,11,7]],"date-time":"2005-11-07T19:28:32Z","timestamp":1131391712000},"page":"27-33","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Memory predecryption"],"prefix":"10.1145","volume":"33","author":[{"given":"Brian","family":"Rogers","sequence":"first","affiliation":[{"name":"North Carolina State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Solihin","sequence":"additional","affiliation":[{"name":"North Carolina State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Milos","family":"Prvulovic","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,3]]},"reference":[{"key":"e_1_2_1_1_1","first-page":"254","volume-title":"Distributed Predictive Cache Design for High Performance Memory Systems. In the 2nd Intl. Symp. on High-Performance Computer Architecture","author":"Alexander T.","year":"1996","unstructured":"T. Alexander and G. Kedem . Distributed Predictive Cache Design for High Performance Memory Systems. In the 2nd Intl. Symp. on High-Performance Computer Architecture , pages 254 -- 263 , 1996 . T. Alexander and G. Kedem. Distributed Predictive Cache Design for High Performance Memory Systems. In the 2nd Intl. Symp. on High-Performance Computer Architecture, pages 254--263, 1996."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143486"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264156"},{"key":"e_1_2_1_5_1","volume-title":"The Microarchitecture of the Pentium 4 Processor. Intel Technology Journal, (First Quarter)","author":"Hinton G.","year":"2001","unstructured":"G. Hinton and D. Sager and M. Upton and D. Boggs and D. Carmean and A. Kyker and P. Roussel . The Microarchitecture of the Pentium 4 Processor. Intel Technology Journal, (First Quarter) , 2001 . G. Hinton and D. Sager and M. Upton and D. Boggs and D. Carmean and A. Kyker and P. Roussel. The Microarchitecture of the Pentium 4 Processor. Intel Technology Journal, (First Quarter), 2001."},{"key":"e_1_2_1_6_1","volume-title":"Quisquater. Enhancing the Security in the Memory Management Unit. In Proc. of the 25th EuroMicro Conf.","author":"Gilmont T.","year":"1999","unstructured":"T. Gilmont , J.-D. Legat , and J.- J. Quisquater. Enhancing the Security in the Memory Management Unit. In Proc. of the 25th EuroMicro Conf. , 1999 . T. Gilmont, J.-D. Legat, and J.-J. Quisquater. Enhancing the Security in the Memory Management Unit. In Proc. of the 25th EuroMicro Conf., 1999."},{"key":"e_1_2_1_7_1","volume-title":"No Starch Press","author":"Huang A.","year":"2003","unstructured":"A. Huang . Hacking the Xbox: An Introduction to Reverse Engineering . No Starch Press , San Francisco, CA , 2003 . A. Huang. Hacking the Xbox: An Introduction to Reverse Engineering. No Starch Press, San Francisco, CA, 2003."},{"key":"e_1_2_1_8_1","volume-title":"IBM Power4 System Architecture White Paper","author":"IBM.","year":"2002","unstructured":"IBM. IBM Power4 System Architecture White Paper , 2002 . http:\/\/www-1.ibm.com\/servers\/ eserver\/pseries\/hardware\/whitepapers\/power4.html. IBM. IBM Power4 System Architecture White Paper, 2002. http:\/\/www-1.ibm.com\/servers\/ eserver\/pseries\/hardware\/whitepapers\/power4.html."},{"key":"e_1_2_1_9_1","volume-title":"6th BSA Global Software Piracy Study","author":"International Planning and Research Corporation","year":"2001","unstructured":"International Planning and Research Corporation . 6th BSA Global Software Piracy Study , 2001 . http:\/\/www.bsa.org\/resources\/2001-05-21.55.pdf. International Planning and Research Corporation. 6th BSA Global Software Piracy Study, 2001. http:\/\/www.bsa.org\/resources\/2001-05-21.55.pdf."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264207"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"e_1_2_1_13_1","volume-title":"Specifying and Verifying Hardware for Tamper-Resistant Software. In IEEE Symp. on Security and Privacy","author":"Lie D.","year":"2003","unstructured":"D. Lie , J. Mitchell , C. Thekkath , and M. Horowitz . Specifying and Verifying Hardware for Tamper-Resistant Software. In IEEE Symp. on Security and Privacy , 2003 . D. Lie, J. Mitchell, C. Thekkath, and M. Horowitz. Specifying and Verifying Hardware for Tamper-Resistant Software. In IEEE Symp. on Security and Privacy, 2003."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379237"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192014"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514079"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360135"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545235"},{"key":"e_1_2_1_19_1","unstructured":"Standard Performance Evaluation Corporation. Spec benchmarks. http:\/\/www.spec.org 2000.  Standard Performance Evaluation Corporation. Spec benchmarks. http:\/\/www.spec.org 2000."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956575"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956576"}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1055626.1055631","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1055626.1055631","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:27Z","timestamp":1750264287000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1055626.1055631"}},"subtitle":["hiding the latency overhead of memory encryption"],"short-title":[],"issued":{"date-parts":[[2005,3]]},"references-count":20,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2005,3]]}},"alternative-id":["10.1145\/1055626.1055631"],"URL":"https:\/\/doi.org\/10.1145\/1055626.1055631","relation":{},"ISSN":["0163-5964"],"issn-type":[{"type":"print","value":"0163-5964"}],"subject":[],"published":{"date-parts":[[2005,3]]},"assertion":[{"value":"2005-03-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}