{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:43:45Z","timestamp":1750308225781,"version":"3.41.0"},"reference-count":12,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2005,3,1]],"date-time":"2005-03-01T00:00:00Z","timestamp":1109635200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2005,3]]},"abstract":"<jats:p>\n            In this paper, we propose a cache architecture, called\n            <jats:italic>SCache<\/jats:italic>\n            , to detect buffer-overflow attacks at run time. Furthermore, the energy-security efficiency of SCache is discussed. SCache generates replica cache lines on each return-address store, and compares the original value loaded from the memory stack to the replica one on the corresponding return-address load. The number and the placement policy of the replica line strongly affect both energy and vulnerability. In our evaluation, it is observed that SCache can protect more than 99.3% of return-address loads from buffer-overflow attacks, while it increases total cache energy consumption by about 23%, compared to a well-known low-power cache.\n          <\/jats:p>","DOI":"10.1145\/1055626.1055638","type":"journal-article","created":{"date-parts":[[2005,11,7]],"date-time":"2005-11-07T19:28:32Z","timestamp":1131391712000},"page":"81-89","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Energy-security tradeoff in a secure cache architecture against buffer overflow attacks"],"prefix":"10.1145","volume":"33","author":[{"given":"Koji","family":"Inoue","sequence":"first","affiliation":[{"name":"Kyushu University, Kasuga, Fukuoka, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,3]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"A. Baratloo N. Singh and T. Tsai \"Transparent Run-Time Defense Against Stack Smashing Attacks \" Proc. of 2000 USENIX Annual Technical Conference June 2000.   A. Baratloo N. Singh and T. Tsai \"Transparent Run-Time Defense Against Stack Smashing Attacks \" Proc. of 2000 USENIX Annual Technical Conference June 2000."},{"volume-title":"Jan, 1998.","author":"Cowan C.","key":"e_1_2_1_3_1"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/335169.335201"},{"key":"e_1_2_1_5_1","unstructured":"M. Frantzen and M. Shuey \"StackGhost: Hardware Facilitated Stack Protection \" Proc. of the 10th USENIX Security Symposium Aug. 2001.   M. Frantzen and M. Shuey \"StackGhost: Hardware Facilitated Stack Protection \" Proc. of the 10th USENIX Security Symposium Aug. 2001."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313948"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/263272.263310"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266818"},{"volume-title":"Conf. on Security in Pervasive Computing","year":"2003","author":"Lee R. B.","key":"e_1_2_1_9_1"},{"key":"e_1_2_1_10_1","first-page":"54","volume-title":"Symp. on Microarchitecture","author":"Powell M. D.","year":"2001"},{"key":"e_1_2_1_11_1","unstructured":"D. Wagner J. S. Foster E. A. Brewer and A. Aiken \"A First Step Towards Automated Detection of Buffer Overrun Vulnerabilities \" Proc. of the Network and Distributed System Security Symposium Feb. 2000.  D. Wagner J. S. Foster E. A. Brewer and A. Aiken \"A First Step Towards Automated Detection of Buffer Overrun Vulnerabilities \" Proc. of the Network and Distributed System Security Symposium Feb. 2000."},{"key":"e_1_2_1_12_1","unstructured":"SimpleScalar Tool Sets http:\/\/www.simplescalar.com\/.  SimpleScalar Tool Sets http:\/\/www.simplescalar.com\/."},{"key":"e_1_2_1_13_1","unstructured":"SPEC(Standard Performance Evaluation Corporation http:\/\/www.specbench.org\/  SPEC(Standard Performance Evaluation Corporation http:\/\/www.specbench.org\/"}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1055626.1055638","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1055626.1055638","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:27Z","timestamp":1750264287000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1055626.1055638"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,3]]},"references-count":12,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2005,3]]}},"alternative-id":["10.1145\/1055626.1055638"],"URL":"https:\/\/doi.org\/10.1145\/1055626.1055638","relation":{},"ISSN":["0163-5964"],"issn-type":[{"type":"print","value":"0163-5964"}],"subject":[],"published":{"date-parts":[[2005,3]]},"assertion":[{"value":"2005-03-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}