{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:43:46Z","timestamp":1750308226088,"version":"3.41.0"},"reference-count":25,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2005,3,1]],"date-time":"2005-03-01T00:00:00Z","timestamp":1109635200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2005,3]]},"abstract":"<jats:p>In the Deep Submicron era testing of processors is gaining prominence due to the effect of many analog faults. These faults have a direct impact on the signal integrity in interconnects. In deep submicron based processors electromigration poses a major challenge for interconnect reliability. This is of major concern in processor bus architectures. Though a lot of research has been focused on fault tolerance at the module level, no effective research has been carried out to evolve fault tolerant interconnect structures. Faults due to electromigration give rise to weak ones and zeros, thus affecting the signal integrity. This paper presents a fault tolerant scheme for electromigration which also leads to unification of detection and correction of crosstalk faults and stuck-at faults. In the scheme presented, the signal is rerouted through adjacent spare interconnects. The spare interconnect also acts as a shield against crosstalk under fault free system operation. Moreover, the entire testing process is carried out concurrently with the processor instruction execution. The hardware overhead is also insignificant compared to the overall device count in a deep submicron based processor. To the best of our knowledge this is the first time a fault tolerant scheme for bus architectures is being presented.<\/jats:p>","DOI":"10.1145\/1055626.1055647","type":"journal-article","created":{"date-parts":[[2005,11,7]],"date-time":"2005-11-07T19:28:32Z","timestamp":1131391712000},"page":"148-155","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Fault tolerant bus architecture for deep submicron based processors"],"prefix":"10.1145","volume":"33","author":[{"given":"N.","family":"Venkateswaran","sequence":"first","affiliation":[{"name":"Waran Research Foundation, Chennai, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Balaji","sequence":"additional","affiliation":[{"name":"Waran Research Foundation, Chennai, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Sridhar","sequence":"additional","affiliation":[{"name":"Waran Research Foundation, Chennai, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,3]]},"reference":[{"volume-title":"Prentice Hall Publications","year":"2003","author":"Rabaey Jan M.","key":"e_1_2_1_1_1"},{"volume-title":"Computer Science Press","year":"1990","author":"Abromovici M.","key":"e_1_2_1_2_1"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.831439"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/968881.969354"},{"key":"e_1_2_1_5_1","first-page":"13","article-title":"The Arithmetic Fourier Transform","author":"Tufts D. W.","year":"1988","journal-title":"IEEE ASSP Mag."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.1993.193152"},{"volume-title":"12th IEEE North Atlantic Test workshop","year":"2003","author":"Venkateswaran N.","key":"e_1_2_1_7_1"},{"volume-title":"Proceedings of the 19th IEEE VLSI Test Symposium","year":"2001","author":"Bai X.","key":"e_1_2_1_8_1"},{"key":"e_1_2_1_9_1","first-page":"9","volume-title":"Proceedings of the IEEE 22nd Annual EDS\/CAS Activities in Western New York Conference","author":"Tang K. T.","year":"1998"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/764808.764852"},{"issue":"2","key":"e_1_2_1_11_1","article-title":"Electromigration Reliability of VLSI Interconnect","volume":"4","author":"Clement J.","year":"1992","journal-title":"Digital Technical Journal"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1002\/1521-4079(200007)35:6\/7<721::AID-CRAT721>3.0.CO;2-2"},{"key":"e_1_2_1_13_1","first-page":"243","volume-title":"Proceedings of the IEEE International SOC Conference","author":"Zhang J.","year":"2003"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.41.3057"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240585"},{"key":"e_1_2_1_16_1","unstructured":"International Technology Roadmap for Semiconductors 2003 Edition Interconnect.  International Technology Roadmap for Semiconductors 2003 Edition Interconnect."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.831439"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/988952.988954"},{"key":"e_1_2_1_19_1","unstructured":"Pekka Karppinen Nokia Telecommunications \"Implementation of multi-user receivers\".  Pekka Karppinen Nokia Telecommunications \"Implementation of multi-user receivers\"."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996800"},{"key":"e_1_2_1_21_1","unstructured":"Texas Instruments www.ti.com.  Texas Instruments www.ti.com."},{"key":"e_1_2_1_22_1","unstructured":"Mentor Graphics Inventra www.mentrog.com\/inventra  Mentor Graphics Inventra www.mentrog.com\/inventra"},{"volume-title":"Date '03","author":"Jorg Henkel Tiehan LV","key":"e_1_2_1_23_1"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/603095.603107"},{"key":"e_1_2_1_25_1","unstructured":"Matheos Lampropoulos Bashir M Al-Hashimi and Paul Rosinger \"Minimization of Crosstalk Noise Delay and Power Using a Modified Bus Invert Technique\" DATE'04.   Matheos Lampropoulos Bashir M Al-Hashimi and Paul Rosinger \"Minimization of Crosstalk Noise Delay and Power Using a Modified Bus Invert Technique\" DATE'04."}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1055626.1055647","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1055626.1055647","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:27Z","timestamp":1750264287000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1055626.1055647"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,3]]},"references-count":25,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2005,3]]}},"alternative-id":["10.1145\/1055626.1055647"],"URL":"https:\/\/doi.org\/10.1145\/1055626.1055647","relation":{},"ISSN":["0163-5964"],"issn-type":[{"type":"print","value":"0163-5964"}],"subject":[],"published":{"date-parts":[[2005,3]]},"assertion":[{"value":"2005-03-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}