{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:54:59Z","timestamp":1750308899802,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,4,17]],"date-time":"2005-04-17T00:00:00Z","timestamp":1113696000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,17]]},"DOI":"10.1145\/1057661.1057676","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"56-59","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Zero clustering"],"prefix":"10.1145","author":[{"given":"Kimish","family":"Patel","sequence":"first","affiliation":[{"name":"Politecnico di Torino, Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimo","family":"Poncino","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Semiconductor Industry Association. The International Technology Roadmap for Semiconductors (ITRS) 2003. http:\/\/public.itrs.net\/Files\/2003ITRS\/Home2003.htm.  Semiconductor Industry Association. The International Technology Roadmap for Semiconductors (ITRS) 2003. http:\/\/public.itrs.net\/Files\/2003ITRS\/Home2003.htm."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"P. Panda N. Dutt Memory Issues in Embedded SoC Optimization and Exploration Kluwer 1999.   P. Panda N. Dutt Memory Issues in Embedded SoC Optimization and Exploration Kluwer 1999.","DOI":"10.1007\/978-1-4615-5107-2"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"A. Macii L. Benini M. Poncino Memory Design Techniques for Low-Energy Embedded Systems Kluwer Academic Publishers 2002.  A. Macii L. Benini M. Poncino Memory Design Techniques for Low-Energy Embedded Systems Kluwer Academic Publishers 2002.","DOI":"10.1007\/978-1-4757-5808-5"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344610"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360150"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379235"},{"key":"e_1_3_2_1_7_1","unstructured":"Y.J. Chang C.L. Yang F Lai \"Value-Conscious Cache: Simple Technique for Reducing Cache Access Power \" DATE04 Feb. 2004 pp. 16--21.   Y.J. Chang C.L. Yang F Lai \"Value-Conscious Cache: Simple Technique for Reducing Cache Access Power \" DATE04 Feb. 2004 pp. 16--21."},{"first-page":"752","volume-title":"Feb. 2004","author":"Loghi M.","key":"e_1_3_2_1_8_1"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382556"}],"event":{"name":"GLSVLSI05: Great Lakes Symposium on VLSI 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Chicago Illinois USA","acronym":"GLSVLSI05"},"container-title":["Proceedings of the 15th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057676","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1057661.1057676","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:25:59Z","timestamp":1750281959000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057676"}},"subtitle":["an approach to extend zero compression to instruction caches"],"short-title":[],"issued":{"date-parts":[[2005,4,17]]},"references-count":9,"alternative-id":["10.1145\/1057661.1057676","10.1145\/1057661"],"URL":"https:\/\/doi.org\/10.1145\/1057661.1057676","relation":{},"subject":[],"published":{"date-parts":[[2005,4,17]]},"assertion":[{"value":"2005-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}