{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:54:59Z","timestamp":1750308899610,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,4,17]],"date-time":"2005-04-17T00:00:00Z","timestamp":1113696000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,17]]},"DOI":"10.1145\/1057661.1057677","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"60-63","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":39,"title":["A 3.84 gbits\/s AES crypto coprocessor with modes of operation in a 0.18-\u03bcm CMOS technology"],"prefix":"10.1145","author":[{"given":"Alireza","family":"Hodjat","sequence":"first","affiliation":[{"name":"University of California, Los Angeles, CA"}]},{"given":"David D.","family":"Hwang","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, CA"}]},{"given":"Bocheng","family":"Lai","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, CA"}]},{"given":"Kris","family":"Tiri","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, CA"}]},{"given":"Ingrid","family":"Verbauwhede","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles and Katholieke Universiteit Leuven"}]}],"member":"320","published-online":{"date-parts":[[2005,4,17]]},"reference":[{"unstructured":"National Institute of Standards and Technology (U.S.) Advanced Encryption Standard.]]  National Institute of Standards and Technology (U.S.) Advanced Encryption Standard.]]","key":"e_1_3_2_1_1_1"},{"doi-asserted-by":"crossref","unstructured":"M. Dworkin SP 800-38A 2001 \"Recommendation for Block Cipher Modes of Operations \" December 2001.]]   M. Dworkin SP 800-38A 2001 \"Recommendation for Block Cipher Modes of Operations \" December 2001.]]","key":"e_1_3_2_1_2_1","DOI":"10.6028\/NIST.SP.800-38a"},{"key":"e_1_3_2_1_3_1","volume-title":"3th AES candidate conference","author":"T. Ichikawa","year":"2000","unstructured":"T. Ichikawa et al , \" Hardware Evaluation of the AES Finalists,\"Proc . 3th AES candidate conference , April 2000 .]] T. Ichikawa et al, \"Hardware Evaluation of the AES Finalists,\"Proc. 3th AES candidate conference, April 2000.]]"},{"key":"e_1_3_2_1_4_1","volume-title":"April","author":"Gaj K.","year":"2000","unstructured":"K. Gaj and P. Chodowiec , \" Comparison of the Hardware Performance of the AES Candidates using Reconfigurable Hardware\",Proc.3th AES candidate conference , April 2000 .]] K. Gaj and P. Chodowiec, \"Comparison of the Hardware Performance of the AES Candidates using Reconfigurable Hardware\",Proc.3th AES candidate conference, April 2000.]]"},{"key":"e_1_3_2_1_5_1","volume-title":"Proc.3th AES candidate conf.","author":"Fischer V.","year":"2000","unstructured":"V. Fischer , \" Realization of the Round 2 Candidates using Altera FPGA\" , Proc.3th AES candidate conf. , April 2000 .]] V. Fischer, \"Realization of the Round 2 Candidates using Altera FPGA\", Proc.3th AES candidate conf., April 2000.]]"},{"key":"e_1_3_2_1_6_1","volume-title":"Pages:569--572","author":"Verbauwhede I.","year":"2003","unstructured":"I. Verbauwhede , P. Schaumont , H. Kuo , \" Design and Performance testing of a 2.29 Gb\/s Rijndael Processor\" , IEEE Journal of Solid-State Circuits , Pages:569--572 , 2003 .]] I. Verbauwhede, P. Schaumont, H. Kuo, \"Design and Performance testing of a 2.29 Gb\/s Rijndael Processor\", IEEE Journal of Solid-State Circuits, Pages:569--572, 2003.]]"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/MCOM.2003.1252803"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.5555\/647097.717008"},{"key":"e_1_3_2_1_9_1","volume-title":"RSA Conference 2002","author":"Wolkerstorfer J.","year":"2002","unstructured":"J. Wolkerstorfer , E. Oswald , M. Lamberger , \" An ASIC Implementation of the AES Sboxes,\" in Proc . RSA Conference 2002 , San Jose, CA , February 2002 .]] J. Wolkerstorfer, E. Oswald, M. Lamberger, \"An ASIC Implementation of the AES Sboxes,\" in Proc. RSA Conference 2002, San Jose, CA, February 2002.]]"},{"key":"e_1_3_2_1_10_1","first-page":"193","volume-title":"Proc. IEEE Custom Integrated Circuits Conference","author":"Kim N.S.","year":"2003","unstructured":"N.S. Kim , T. Mudge , R, Brown, \" A 2.3 Gb\/s Fully Integrated and Synthesizable AES Rijndael Core ,\" in Proc. IEEE Custom Integrated Circuits Conference , pp. 193 -- 196 , September 2003 .]] N.S. Kim, T. Mudge, R, Brown, \"A 2.3 Gb\/s Fully Integrated and Synthesizable AES Rijndael Core,\" in Proc. IEEE Custom Integrated Circuits Conference, pp. 193--196, September 2003.]]"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/988952.988963"},{"unstructured":"V. Rijmen \"Efficient Implementation of the Rijndael S-box\" http:\/\/esat.kuleuven.ac.be\/~rijmen\/rijndael\/sbox.pdf]]  V. Rijmen \"Efficient Implementation of the Rijndael S-box\" http:\/\/esat.kuleuven.ac.be\/~rijmen\/rijndael\/sbox.pdf]]","key":"e_1_3_2_1_12_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/TVLSI.2004.830936"},{"doi-asserted-by":"crossref","unstructured":"M. McLoone J. McCanny \"High Performance Single Chip FPGA Rijndael Algorithm Implementations\"CHES 2001.]]   M. McLoone J. McCanny \"High Performance Single Chip FPGA Rijndael Algorithm Implementations\"CHES 2001.]]","key":"e_1_3_2_1_14_1","DOI":"10.1007\/3-540-44709-1_7"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/92.931230"},{"key":"e_1_3_2_1_16_1","first-page":"334","volume-title":"Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs,\" CHES","author":"Standaert","year":"2003","unstructured":"Standaert et al , \" Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs,\" CHES 2003 , LNCS 2779, pp. 334 -- 350 .]] Standaert et al, \"Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs,\" CHES 2003, LNCS 2779, pp. 334--350.]]"},{"key":"e_1_3_2_1_17_1","first-page":"292","volume-title":"An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm,\" FPL","author":"Saggese","year":"2003","unstructured":"Saggese et al , \" An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm,\" FPL 2003 , LNCS 2778, pp. 292 -- 302 , 2003.]] Saggese et al, \"An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm,\" FPL 2003, LNCS 2778, pp. 292--302, 2003.]]"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1145\/611817.611848"},{"key":"e_1_3_2_1_19_1","volume-title":"IEEE Symposium on Field -Programmable Custom Computing Machines","author":"Hodjat Alireza","year":"2004","unstructured":"Alireza Hodjat , Ingrid_verbauwhede, \" A 21.54 Gbits\/s fully pipelined AES processor on FPGA \", IEEE Symposium on Field -Programmable Custom Computing Machines , April 2004 .]] Alireza Hodjat, Ingrid_verbauwhede, \"A 21.54 Gbits\/s fully pipelined AES processor on FPGA\", IEEE Symposium on Field -Programmable Custom Computing Machines, April 2004.]]"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1109\/ISVLSI.2004.1339512"}],"event":{"sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"acronym":"GLSVLSI05","name":"GLSVLSI05: Great Lakes Symposium on VLSI 2005","location":"Chicago Illinois USA"},"container-title":["Proceedings of the 15th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057677","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1057661.1057677","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:25:59Z","timestamp":1750281959000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057677"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4,17]]},"references-count":20,"alternative-id":["10.1145\/1057661.1057677","10.1145\/1057661"],"URL":"https:\/\/doi.org\/10.1145\/1057661.1057677","relation":{},"subject":[],"published":{"date-parts":[[2005,4,17]]},"assertion":[{"value":"2005-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}