{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:54:59Z","timestamp":1750308899808,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,4,17]],"date-time":"2005-04-17T00:00:00Z","timestamp":1113696000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,17]]},"DOI":"10.1145\/1057661.1057695","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"138-142","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Noise aware behavioral modeling of the \u0395-\u0394 fractional-N frequency synthesizer"],"prefix":"10.1145","author":[{"given":"Lei","family":"Yang","sequence":"first","affiliation":[{"name":"University of Washington, Seattle, WA"}]},{"given":"Cherry","family":"Wakayama","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, WA"}]},{"given":"C.-J. Richard","family":"Shi","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, WA"}]}],"member":"320","published-online":{"date-parts":[[2005,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/FREQ.1990.177545"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.229400"},{"key":"e_1_3_2_1_3_1","first-page":"453","volume-title":"A. L. S. Vincertelli and I. Vassiliou. Behavioral Simulation Techniques for Phase\/Delay-locked Systems. In IEEE Custom Integrated Circuits Conference","author":"Demir A.","year":"1994","unstructured":"A. Demir , E. Liu , A. L. S. Vincertelli and I. Vassiliou. Behavioral Simulation Techniques for Phase\/Delay-locked Systems. In IEEE Custom Integrated Circuits Conference , pp. 453 -- 456 , 1994 . A. Demir, E. Liu, A. L. S. Vincertelli and I. Vassiliou. Behavioral Simulation Techniques for Phase\/Delay-locked Systems. In IEEE Custom Integrated Circuits Conference, pp. 453--456, 1994."},{"key":"e_1_3_2_1_4_1","first-page":"194","volume-title":"Behavioral Modeling and Simulation of Phase-Locked Loops for RF Front Ends. In IEEE Midwest Symp. On Circuits and Systems","author":"Hinz M.","year":"2000","unstructured":"M. Hinz , I. Konenkamp and E.H. Horneber . Behavioral Modeling and Simulation of Phase-Locked Loops for RF Front Ends. In IEEE Midwest Symp. On Circuits and Systems , pp. 194 -- 197 , Aug. 2000 . M. Hinz, I. Konenkamp and E.H. Horneber. Behavioral Modeling and Simulation of Phase-Locked Loops for RF Front Ends. In IEEE Midwest Symp. On Circuits and Systems, pp. 194--197, Aug. 2000."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800925"},{"volume-title":"Modeling and Simulation of Jitter in Phase-Locked Loops. Cadence Design Systems","author":"Kundert K. S.","key":"e_1_3_2_1_6_1","unstructured":"K. S. Kundert . Modeling and Simulation of Jitter in Phase-Locked Loops. Cadence Design Systems . San Jose , California, USA. K. S. Kundert. Modeling and Simulation of Jitter in Phase-Locked Loops. Cadence Design Systems. San Jose, California, USA."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/19.87022"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/22.981283"},{"key":"e_1_3_2_1_9_1","volume-title":"Delta-Sigma Data Converters: Theory, Design, and Simulation","author":"Norsworthy S.","year":"1997","unstructured":"S. Norsworthy , R. Schreier , and G. Temes . Delta-Sigma Data Converters: Theory, Design, and Simulation . New York : IEEE Press , 1997 . S. Norsworthy, R. Schreier, and G. Temes. Delta-Sigma Data Converters: Theory, Design, and Simulation. New York: IEEE Press, 1997."},{"key":"e_1_3_2_1_10_1","volume-title":"Digital Signal Processing","author":"Oppenheim A.","year":"1975","unstructured":"A. Oppenheim , R. Schafer . Digital Signal Processing . Prentice-Hall , 1975 . A. Oppenheim, R. Schafer. Digital Signal Processing. Prentice-Hall, 1975."}],"event":{"name":"GLSVLSI05: Great Lakes Symposium on VLSI 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Chicago Illinois USA","acronym":"GLSVLSI05"},"container-title":["Proceedings of the 15th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057695","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1057661.1057695","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:25:59Z","timestamp":1750281959000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057695"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4,17]]},"references-count":10,"alternative-id":["10.1145\/1057661.1057695","10.1145\/1057661"],"URL":"https:\/\/doi.org\/10.1145\/1057661.1057695","relation":{},"subject":[],"published":{"date-parts":[[2005,4,17]]},"assertion":[{"value":"2005-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}