{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:54:59Z","timestamp":1750308899829,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,4,17]],"date-time":"2005-04-17T00:00:00Z","timestamp":1113696000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,17]]},"DOI":"10.1145\/1057661.1057697","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"147-151","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["An FPGA design of AES encryption circuit with 128-bit keys"],"prefix":"10.1145","author":[{"given":"Hui","family":"Qin","sequence":"first","affiliation":[{"name":"Kyushu Institute of Technology, Iizuka, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsutomu","family":"Sasao","sequence":"additional","affiliation":[{"name":"Kyushu Institute of Technology, Iizuka, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yukihiro","family":"Iguchi","sequence":"additional","affiliation":[{"name":"Meiji University, Kanagawa, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","DOI":"10.6028\/NIST.FIPS.197","volume-title":"Advanced Encryption Standard (AES)","author":"National Institute of Standards and Technology (NIST)","year":"2001","unstructured":"National Institute of Standards and Technology (NIST) , Advanced Encryption Standard (AES) , Federal Information Processing Standards Publications 197 (FIPS 197), Nov. 2001 . National Institute of Standards and Technology (NIST), Advanced Encryption Standard (AES), Federal Information Processing Standards Publications 197 (FIPS197), Nov. 2001."},{"key":"e_1_3_2_1_2_1","unstructured":"HELION Technology Limited \"High performance AES (Rijndael) cores for Altera FPGA \" available at http:\/\/www.heliontech.com\/core2.htm.  HELION Technology Limited \"High performance AES (Rijndael) cores for Altera FPGA \" available at http:\/\/www.heliontech.com\/core2.htm."},{"volume-title":"High performance AES encryption cores","year":"2003","key":"e_1_3_2_1_3_1","unstructured":"Amphion Semiconductor, \"CS5210-40 : High performance AES encryption cores ,\" 2003 , available at http:\/\/www.amphion.com\/cs5210.htm. Amphion Semiconductor, \"CS5210-40: High performance AES encryption cores,\" 2003, available at http:\/\/www.amphion.com\/cs5210.htm."},{"key":"e_1_3_2_1_4_1","first-page":"S3203","article-title":"A universal and efficient AES co-processor for field programmable logic arrays","volume":"2004","author":"Pramstaller N.","year":"2004","unstructured":"N. Pramstaller and J. Wolkerstorfer , \" A universal and efficient AES co-processor for field programmable logic arrays ,\" FPL 2004 , LNC S3203 , pp. 565--574, 2004 . N. Pramstaller and J. Wolkerstorfer, \"A universal and efficient AES co-processor for field programmable logic arrays,\" FPL 2004, LNCS3203, pp. 565--574, 2004.","journal-title":"FPL"},{"key":"e_1_3_2_1_5_1","first-page":"2778","article-title":"An FPGA-based performance analysis of the unrolling, tiling, and pipelining of the AES algorithm","volume":"2003","author":"Saggese G. P.","year":"2003","unstructured":"G. P. Saggese , A. Mazzeo , N. Mazzocca and A. G. M. Strollo , \" An FPGA-based performance analysis of the unrolling, tiling, and pipelining of the AES algorithm ,\" FPL 2003 , LNCS 2778 , pp. 292--302, 2003 . G. P. Saggese, A. Mazzeo, N. Mazzocca and A. G. M. Strollo, \"An FPGA-based performance analysis of the unrolling, tiling, and pipelining of the AES algorithm,\" FPL 2003, LNCS 2778, pp. 292--302, 2003.","journal-title":"FPL"},{"key":"e_1_3_2_1_6_1","first-page":"S3203","article-title":"Exploring area\/delay tradeoffs in an AES FPGA implementation","volume":"2004","author":"Zambreno J.","year":"2004","unstructured":"J. Zambreno , D. Nguyen and A. N. Choudhary , \" Exploring area\/delay tradeoffs in an AES FPGA implementation ,\" FPL 2004 , LNC S3203 , pp. 575--585, 2004 . J. Zambreno, D. Nguyen and A. N. Choudhary, \"Exploring area\/delay tradeoffs in an AES FPGA implementation,\" FPL 2004, LNCS3203, pp. 575--585, 2004.","journal-title":"FPL"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"F.-X.\n      Standaert G.\n      Rouvroy J.-J.\n      Quisquater\n     and \n      J.-D.\n      Legat \"Efficient implementation of Rijndael encryption in reconfigurable hardware\n  : \n  Improvements and design tradeoffs \" in the proceedings of CHES\n  2003 Lecture Notes in Computer Science vol. \n  2523 pp. \n  334\n  --\n  350 Cologne Germany September 2003 Springer-Verlag\n  .  F.-X. Standaert G. Rouvroy J.-J. Quisquater and J.-D. Legat \"Efficient implementation of Rijndael encryption in reconfigurable hardware: Improvements and design tradeoffs \" in the proceedings of CHES 2003 Lecture Notes in Computer Science vol. 2523 pp. 334--350 Cologne Germany September 2003 Springer-Verlag.","DOI":"10.1007\/978-3-540-45238-6_27"},{"key":"e_1_3_2_1_8_1","first-page":"282","volume-title":"and C. Wagner, \"Efficient modular-pipelined AES implementation in counter mode on ALTERA FPGA,\" FPL","author":"Charot F.","year":"2003","unstructured":"F. Charot , and E. Yahya , and C. Wagner, \"Efficient modular-pipelined AES implementation in counter mode on ALTERA FPGA,\" FPL 2003 , pp. 282 -- 291 , Lisbon , Portugal , 2003. F. Charot, and E. Yahya, and C. Wagner, \"Efficient modular-pipelined AES implementation in counter mode on ALTERA FPGA,\" FPL 2003, pp. 282--291, Lisbon, Portugal, 2003."},{"key":"e_1_3_2_1_9_1","unstructured":"http:\/\/www.altera.com  http:\/\/www.altera.com"},{"key":"e_1_3_2_1_10_1","unstructured":"H. Lipmaa \"AES implementation speed comparison \" available at http:\/\/www.tsc.hut.fi.\/~aes\/rijndael.html 2003.  H. Lipmaa \"AES implementation speed comparison \" available at http:\/\/www.tsc.hut.fi.\/~aes\/rijndael.html 2003."},{"key":"e_1_3_2_1_11_1","volume-title":"Oct. 13-15","author":"Nadehara K.","year":"2004","unstructured":"K. Nadehara , M. Ikekawa , and I. Kuroda , \" Extended instructions for the AES cryptography and their efficient implementation,\" IEEE Workshop on Signal Processing System (SIPS'04) , Oct. 13-15 , 2004 , FA- 1.3. K. Nadehara, M. Ikekawa, and I. Kuroda, \"Extended instructions for the AES cryptography and their efficient implementation,\" IEEE Workshop on Signal Processing System (SIPS'04), Oct. 13-15, 2004, FA-1.3."}],"event":{"name":"GLSVLSI05: Great Lakes Symposium on VLSI 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Chicago Illinois USA","acronym":"GLSVLSI05"},"container-title":["Proceedings of the 15th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057697","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1057661.1057697","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:25:59Z","timestamp":1750281959000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057697"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4,17]]},"references-count":11,"alternative-id":["10.1145\/1057661.1057697","10.1145\/1057661"],"URL":"https:\/\/doi.org\/10.1145\/1057661.1057697","relation":{},"subject":[],"published":{"date-parts":[[2005,4,17]]},"assertion":[{"value":"2005-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}