{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:54:59Z","timestamp":1750308899694,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":7,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,4,17]],"date-time":"2005-04-17T00:00:00Z","timestamp":1113696000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,17]]},"DOI":"10.1145\/1057661.1057698","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"152-155","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["High performance asynchronous on-chip bus with multiple issue and out-of-order\/in-order completion"],"prefix":"10.1145","author":[{"given":"E.-G.","family":"Jung","sequence":"first","affiliation":[{"name":"Gwangju Inst. of Sci. and Tech.(GIST), Gwangju, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.-G.","family":"Lee","sequence":"additional","affiliation":[{"name":"Gwangju Inst. of Sci. and Tech.(GIST), Gwangju, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.-H.","family":"Kwak","sequence":"additional","affiliation":[{"name":"Gwangju Inst. of Sci. and Tech.(GIST), Gwangju, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.-S.","family":"Jhang","sequence":"additional","affiliation":[{"name":"Chungnam Natl. University, Daejeon, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.-A.","family":"Lee","sequence":"additional","affiliation":[{"name":"Chosun University, Gwangju, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.-S.","family":"Har","sequence":"additional","affiliation":[{"name":"Gwangju Inst. of Sci. and Tech.(GIST), Gwangju, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"International technology roadmap for semiconductors (ITRS)","author":"Semiconductor Industry Association","year":"2003","unstructured":"Semiconductor Industry Association , International technology roadmap for semiconductors (ITRS) 2003 . Semiconductor Industry Association, International technology roadmap for semiconductors (ITRS) 2003."},{"key":"e_1_3_2_1_3_1","first-page":"505","article-title":"Lee High performance asynchronous bus for SoC","author":"Jung B.-S.","year":"2003","unstructured":"E.-G. Jung , B.-S. Choi , and D.-I . Lee High performance asynchronous bus for SoC . In Proc. ISCAS , 2003 , V - 505 -V-508. E.-G. Jung, B.-S. Choi, and D.-I. Lee High performance asynchronous bus for SoC. In Proc. ISCAS, 2003, V-505-V-508.","journal-title":"Proc. ISCAS"},{"key":"e_1_3_2_1_4_1","volume-title":"Proc. ISCAS","author":"Salminen V.","year":"2002","unstructured":"E. Salminen , V. Lahtinen , K. Kuusilinna , and T. Hamalainen Overview of bus-based system-on-chip interconnections . In Proc. ISCAS , 2002 , II-372-II-375. E. Salminen, V. Lahtinen, K. Kuusilinna, and T. Hamalainen Overview of bus-based system-on-chip interconnections. In Proc. ISCAS, 2002, II-372-II-375."},{"key":"e_1_3_2_1_5_1","volume-title":"AMBA AXI protocol specification","author":"ARM Corporation","year":"2003","unstructured":"ARM Corporation , AMBA AXI protocol specification , 2003 . ARM Corporation, AMBA AXI protocol specification, 2003."},{"key":"e_1_3_2_1_6_1","first-page":"105","article-title":"Lee Automatic Process-Oriented Control Circuit Generation for Asynchronous High-Level Synthesis","volume":"104","author":"Kim J.-G.","year":"2000","unstructured":"E.-S. Kim , J.-G. Lee , D.-I . Lee Automatic Process-Oriented Control Circuit Generation for Asynchronous High-Level Synthesis . In Proc. ASYNC , 2000 , 104 -- 105 . E.-S.Kim, J.-G. Lee, D.-I. Lee Automatic Process-Oriented Control Circuit Generation for Asynchronous High-Level Synthesis. In Proc. ASYNC, 2000, 104--105.","journal-title":"Proc. ASYNC"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094702"},{"key":"e_1_3_2_1_8_1","volume-title":"E80-D (Mar.","author":"Cortadella M.","year":"1997","unstructured":"J. Cortadella , M. Kishinevsky , A. Kondratyev , L. Lavagno and A. Yakovlev Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers. IEICE Trans. Info. & Syst ., E80-D (Mar. 1997 ), 315--325. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno and A. Yakovlev Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers. IEICE Trans. Info. & Syst., E80-D (Mar. 1997), 315--325."}],"event":{"name":"GLSVLSI05: Great Lakes Symposium on VLSI 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Chicago Illinois USA","acronym":"GLSVLSI05"},"container-title":["Proceedings of the 15th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057698","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1057661.1057698","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:25:59Z","timestamp":1750281959000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057698"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4,17]]},"references-count":7,"alternative-id":["10.1145\/1057661.1057698","10.1145\/1057661"],"URL":"https:\/\/doi.org\/10.1145\/1057661.1057698","relation":{},"subject":[],"published":{"date-parts":[[2005,4,17]]},"assertion":[{"value":"2005-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}