{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,19]],"date-time":"2025-10-19T15:28:55Z","timestamp":1760887735836,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,4,17]],"date-time":"2005-04-17T00:00:00Z","timestamp":1113696000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,17]]},"DOI":"10.1145\/1057661.1057700","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"160-163","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Interconnect capacitance extraction for system LCD circuits"],"prefix":"10.1145","author":[{"given":"Yoshihiro","family":"Uchida","sequence":"first","affiliation":[{"name":"Osaka University, Osaka, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sadahiro","family":"Tani","sequence":"additional","affiliation":[{"name":"SHARP Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masanori","family":"Hashimoto","sequence":"additional","affiliation":[{"name":"Osaka University, Osaka, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuji","family":"Tsukiyama","sequence":"additional","affiliation":[{"name":"Chuo University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Isao","family":"Shirakawa","sequence":"additional","affiliation":[{"name":"University of Hyogo"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"164","volume-title":"A CPU on a glass substrate using CG-silicon TFTs,\" Proc. Int'l Solid-State Circuits Conf.(ISSCC2003)","author":"Lee B.","year":"2003","unstructured":"B. Lee , Y. Hirayama , Y. Kubota , S. Imai , A. Imaya , M. Katayama , K. Kato , A. Ishikawa , T. Ikeda , Y. Kurokawa , T. Ozaki , K. Mutaguchi , and S. Yamazaki , \" A CPU on a glass substrate using CG-silicon TFTs,\" Proc. Int'l Solid-State Circuits Conf.(ISSCC2003) , vol. 1 , pp. 164 -- 165 , CA , USA , Feb. 2003 . B. Lee, Y. Hirayama, Y. Kubota, S. Imai, A. Imaya, M. Katayama, K. Kato, A. Ishikawa, T. Ikeda, Y. Kurokawa, T. Ozaki, K. Mutaguchi, and S. Yamazaki, \"A CPU on a glass substrate using CG-silicon TFTs,\" Proc. Int'l Solid-State Circuits Conf.(ISSCC2003), vol. 1, pp. 164--165, CA, USA, Feb. 2003."},{"key":"e_1_3_2_1_2_1","first-page":"12","article-title":"Parasitic capacitance modeling for non-planar interconnects in liquid crystal displays","volume":"86","author":"Tani S.","year":"2003","unstructured":"S. Tani , Y. Uchida , M. Furuie , S. Tsukiyama , B. Y. Lee , S. Nishi , Y. Kubota , I. Shirakawa , and S. Imai , \" Parasitic capacitance modeling for non-planar interconnects in liquid crystal displays ,\" IEICE Trans. on Fund. , vol. E86 -A, no. 12 , pp. 2923--2932, Dec. 2003 . S. Tani, Y. Uchida, M. Furuie, S. Tsukiyama, B. Y. Lee, S. Nishi, Y. Kubota, I. Shirakawa, and S. Imai, \"Parasitic capacitance modeling for non-planar interconnects in liquid crystal displays,\" IEICE Trans. on Fund., vol. E86-A, no. 12, pp. 2923--2932, Dec. 2003.","journal-title":"IEICE Trans. on Fund."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.249433"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.372374"},{"key":"e_1_3_2_1_5_1","unstructured":"Synopsys Raphael 2002.2 User's Manual.  Synopsys Raphael 2002.2 User's Manual."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.833201"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.831595"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/66.728561"}],"event":{"name":"GLSVLSI05: Great Lakes Symposium on VLSI 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Chicago Illinois USA","acronym":"GLSVLSI05"},"container-title":["Proceedings of the 15th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057700","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1057661.1057700","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:25:59Z","timestamp":1750281959000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057700"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4,17]]},"references-count":8,"alternative-id":["10.1145\/1057661.1057700","10.1145\/1057661"],"URL":"https:\/\/doi.org\/10.1145\/1057661.1057700","relation":{},"subject":[],"published":{"date-parts":[[2005,4,17]]},"assertion":[{"value":"2005-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}