{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:54:59Z","timestamp":1750308899942,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,4,17]],"date-time":"2005-04-17T00:00:00Z","timestamp":1113696000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,17]]},"DOI":"10.1145\/1057661.1057705","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"176-181","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Untestable fault identification through enhanced necessary value assignments"],"prefix":"10.1145","author":[{"given":"Vishnu C.","family":"Vimjam","sequence":"first","affiliation":[{"name":"Virginia Tech, Blacksburg, VA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manan","family":"Syal","sequence":"additional","affiliation":[{"name":"Virginia Tech, Blacksburg, VA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael S.","family":"Hsiao","sequence":"additional","affiliation":[{"name":"Virginia Tech, Blacksburg, VA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.406717"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/832299.836540"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.502203"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240605"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/882503.884902"},{"key":"e_1_3_2_1_6_1","first-page":"949","volume-title":"Proc. of DATE Conf.","author":"Hsiao M. S.","year":"2002","unstructured":"M. S. Hsiao , \"Maximizing impossibilities for untestable fault identification \", In Proc. of DATE Conf. , 2002 , pp. 949 -- 953 . M. S. Hsiao, \"Maximizing impossibilities for untestable fault identification\", In Proc. of DATE Conf., 2002, pp. 949--953."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/962758.963418"},{"key":"e_1_3_2_1_8_1","first-page":"839","volume-title":"Proc. of Int'l Test Conf.","author":"Peng Q.","year":"2000","unstructured":"Q. Peng , M. Abramovici and J. Savir , iaMUST: multiple-stem analysis for identifying sequentially untestable faultslb , In Proc. of Int'l Test Conf. , 2000 , pp. 839 -- 846 . Q. Peng, M. Abramovici and J. Savir, iaMUST: multiple-stem analysis for identifying sequentially untestable faultslb, In Proc. of Int'l Test Conf., 2000, pp. 839--846."},{"key":"e_1_3_2_1_9_1","first-page":"13","article-title":"Recursive Learning: a new implication technique for efficient solutions to CAD problems-test, verification and optimization","author":"Kunz W.","year":"1994","unstructured":"W. Kunz and D. K. Pradhan , \" Recursive Learning: a new implication technique for efficient solutions to CAD problems-test, verification and optimization \", In IEEE Trans. on CAD of Integ'd Circuits and Sys. , Sept 1994 , vol 13 , pp. 1149--1158. W. Kunz and D. K. Pradhan, \"Recursive Learning: a new implication technique for efficient solutions to CAD problems-test, verification and optimization\", In IEEE Trans. on CAD of Integ'd Circuits and Sys., Sept 1994, vol 13, pp. 1149--1158.","journal-title":"IEEE Trans. on CAD of Integ'd Circuits and Sys."},{"key":"e_1_3_2_1_10_1","first-page":"56","volume-title":"Proc. of Int'l Conf. Computer-Aided Design","author":"Cao W.","year":"1996","unstructured":"W. Cao and D. K. Pradhan , \" Sequential redundancy identification using recursive learning \", In Proc. of Int'l Conf. Computer-Aided Design , 1996 , pp. 56 -- 62 . W. Cao and D. K. Pradhan, \"Sequential redundancy identification using recursive learning\", In Proc. of Int'l Conf. Computer-Aided Design, 1996, pp. 56--62."},{"key":"e_1_3_2_1_11_1","first-page":"288","volume-title":"Proc. of VLSI Test Symp.","author":"Zhao J.","year":"1997","unstructured":"J. Zhao , M. Rudnick and J. Patel , \" Static Logic Implication with application to fast redundancy identificationl \", In Proc. of VLSI Test Symp. , 1997 , pp. 288 -- 293 . J. Zhao, M. Rudnick and J. Patel, \"Static Logic Implication with application to fast redundancy identificationl\", In Proc. of VLSI Test Symp., 1997, pp. 288--293."},{"key":"e_1_3_2_1_12_1","first-page":"163","volume-title":"Proc. of VLSI Design Conf.","author":"Zhao J.","year":"2001","unstructured":"J. Zhao , J. A. Newquist and J. Patel , \" A graph traversal based framework for sequential logic implication with an application to c-cycle redundancy identification \", In Proc. of VLSI Design Conf. , 2001 , pp. 163 -- 169 . J. Zhao, J. A. Newquist and J. Patel, \"A graph traversal based framework for sequential logic implication with an application to c-cycle redundancy identification\", In Proc. of VLSI Design Conf., 2001, pp. 163--169."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/343647.344102"},{"key":"e_1_3_2_1_14_1","first-page":"147","volume-title":"Proc. of Int'l. Conf. Computer-Aided Design","author":"Lin X.","year":"1999","unstructured":"X. Lin , I. Pomeranz , and S. M. Reddy , \" Techniques for improving the efficiency of sequential test generation \", In Proc. of Int'l. Conf. Computer-Aided Design , 1999 , pp. 147 -- 151 . X. Lin, I. Pomeranz, and S. M. Reddy, \"Techniques for improving the efficiency of sequential test generation\", In Proc. of Int'l. Conf. Computer-Aided Design, 1999, pp. 147--151."},{"key":"e_1_3_2_1_15_1","first-page":"8","article-title":"iuImproved deterministic test pattern generation with applications to redundancy identification","author":"Schulz M. H.","year":"1989","unstructured":"M. H. Schulz and E. Auth , iuImproved deterministic test pattern generation with applications to redundancy identification \", In IEEE Trans. on CAD of Integ'd Circuits and Sys. , July 1989 , vol 8 , pp. 811--816. M. H. Schulz and E. Auth, iuImproved deterministic test pattern generation with applications to redundancy identification\", In IEEE Trans. on CAD of Integ'd Circuits and Sys., July 1989, vol 8, pp. 811--816.","journal-title":"IEEE Trans. on CAD of Integ'd Circuits and Sys."}],"event":{"name":"GLSVLSI05: Great Lakes Symposium on VLSI 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Chicago Illinois USA","acronym":"GLSVLSI05"},"container-title":["Proceedings of the 15th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057705","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1057661.1057705","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:25:59Z","timestamp":1750281959000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057705"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4,17]]},"references-count":15,"alternative-id":["10.1145\/1057661.1057705","10.1145\/1057661"],"URL":"https:\/\/doi.org\/10.1145\/1057661.1057705","relation":{},"subject":[],"published":{"date-parts":[[2005,4,17]]},"assertion":[{"value":"2005-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}