{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:55:00Z","timestamp":1750308900254,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,4,17]],"date-time":"2005-04-17T00:00:00Z","timestamp":1113696000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,17]]},"DOI":"10.1145\/1057661.1057719","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"238-243","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Fine-grain leakage optimization in SRAM based FPGAs"],"prefix":"10.1145","author":[{"given":"Somsubhra","family":"Mondal","sequence":"first","affiliation":[{"name":"Northwestern University, Evanston, IL"}]},{"given":"Seda Ogrenci","family":"Memik","sequence":"additional","affiliation":[{"name":"Northwestern University, Evanston, IL"}]}],"member":"320","published-online":{"date-parts":[[2005,4,17]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1145\/968280.968289"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1145\/968280.968287"},{"doi-asserted-by":"crossref","unstructured":"K. Roy S. Mukhopadhyay and H. Mahmoodi-Meimand \"Leakage current mechnaisms and leakage reduction techniques in deep-submicrometer CMOS CIRCUITS \" Proceedings of the IEEE 2003.  K. Roy S. Mukhopadhyay and H. Mahmoodi-Meimand \"Leakage current mechnaisms and leakage reduction techniques in deep-submicrometer CMOS CIRCUITS \" Proceedings of the IEEE 2003.","key":"e_1_3_2_1_3_1","DOI":"10.1109\/JPROC.2002.808156"},{"volume-title":"Proceedings of ICVC","year":"1999","author":"Kuroda T.","key":"e_1_3_2_1_4_1"},{"unstructured":"S. Mutch S. Shigematsu Y. Matsuya H. Fukuda and J. Yamada \"A 1V Multi-Threshold Voltage CMOS DSP with an Efficient Power Management Technique for Mobile Phone Applications \" Proceedings of the International Solid-State Circuits Conference 1996.  S. Mutch S. Shigematsu Y. Matsuya H. Fukuda and J. Yamada \"A 1V Multi-Threshold Voltage CMOS DSP with an Efficient Power Management Technique for Mobile Phone Applications \" Proceedings of the International Solid-State Circuits Conference 1996.","key":"e_1_3_2_1_5_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/566408.566413"},{"unstructured":"K. Roy and S. Prasad Low-Power CMOS VLSI Circuit Design: Wiley-Interscience 2000.  K. Roy and S. Prasad Low-Power CMOS VLSI Circuit Design: Wiley-Interscience 2000.","key":"e_1_3_2_1_7_1"},{"unstructured":"J. P. Halter and F. N. Najm \"A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits \" Proc. of CICC 1997.  J. P. Halter and F. N. Najm \"A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits \" Proc. of CICC 1997.","key":"e_1_3_2_1_8_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/280756.280917"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/503048.503072"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/611817.611844"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/968280.968288"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1145\/968280.968285"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1145\/871506.871535"},{"doi-asserted-by":"crossref","unstructured":"J. Rose R. Francis D. Lewis and P. Chow \"Architecture of Field-Programmable Gate Arrays: The Effect of Logic Block Functionality on Area Efficiency \" Proc. of JSSC 1990.  J. Rose R. Francis D. Lewis and P. Chow \"Architecture of Field-Programmable Gate Arrays: The Effect of Logic Block Functionality on Area Efficiency \" Proc. of JSSC 1990.","key":"e_1_3_2_1_15_1","DOI":"10.1109\/4.62145"},{"doi-asserted-by":"crossref","unstructured":"V. Betz J. Rose and A. Marquardt Architecture and CAD for Deep-Submicron FPGAs: Kluwer Academic Publishers 1999.   V. Betz J. Rose and A. Marquardt Architecture and CAD for Deep-Submicron FPGAs: Kluwer Academic Publishers 1999.","key":"e_1_3_2_1_16_1","DOI":"10.1007\/978-1-4615-5145-4"},{"unstructured":"S. Yang \"Logic Synthesis and Optimization Benchmarks \" Microelectronics Center of North Carolina 1991.  S. Yang \"Logic Synthesis and Optimization Benchmarks \" Microelectronics Center of North Carolina 1991.","key":"e_1_3_2_1_17_1"},{"doi-asserted-by":"crossref","unstructured":"J. Cong and Y. Ding \"FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs \" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 1994.   J. Cong and Y. Ding \"FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs \" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 1994.","key":"e_1_3_2_1_18_1","DOI":"10.1109\/43.273754"},{"unstructured":"K. K. Poon \"Power Estimation for Field Programmable Gate Arrays \" MS Thesis in Dept. of Electrical and Computer Engg.: University of British Colmbia 1999.  K. K. Poon \"Power Estimation for Field Programmable Gate Arrays \" MS Thesis in Dept. of Electrical and Computer Engg.: University of British Colmbia 1999.","key":"e_1_3_2_1_19_1"}],"event":{"sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"acronym":"GLSVLSI05","name":"GLSVLSI05: Great Lakes Symposium on VLSI 2005","location":"Chicago Illinois USA"},"container-title":["Proceedings of the 15th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057719","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1057661.1057719","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:26:00Z","timestamp":1750281960000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057719"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4,17]]},"references-count":19,"alternative-id":["10.1145\/1057661.1057719","10.1145\/1057661"],"URL":"https:\/\/doi.org\/10.1145\/1057661.1057719","relation":{},"subject":[],"published":{"date-parts":[[2005,4,17]]},"assertion":[{"value":"2005-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}