{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:55:00Z","timestamp":1750308900131,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,4,17]],"date-time":"2005-04-17T00:00:00Z","timestamp":1113696000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,17]]},"DOI":"10.1145\/1057661.1057724","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"260-263","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Verification of behavioral descriptions by combining symbolic simulation and automatic reasoning"],"prefix":"10.1145","author":[{"given":"Ghiath AL","family":"Sammane","sequence":"first","affiliation":[{"name":"TIMA, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dominique","family":"Borrione","sequence":"additional","affiliation":[{"name":"TIMA, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Remy","family":"Chevallier","sequence":"additional","affiliation":[{"name":"STMicroelectronics, Crolles Cedex, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,4,17]]},"reference":[{"volume-title":"Property Specification Language Reference Manual Version 1.1","year":"2004","key":"e_1_3_2_1_1_1","unstructured":"Accellera. Property Specification Language Reference Manual Version 1.1 , 2004 . Accellera. Property Specification Language Reference Manual Version 1.1, 2004."},{"key":"e_1_3_2_1_2_1","first-page":"375","volume-title":"Proc. IEEE-ACM Design Automation Conference","author":"Darringer L.","year":"1979","unstructured":"L. Darringer . Application of program verification techniques to hardware verification . In Proc. IEEE-ACM Design Automation Conference , pages 375 -- 381 , 1979 . L. Darringer. Application of program verification techniques to hardware verification. In Proc. IEEE-ACM Design Automation Conference, pages 375--381, 1979."},{"key":"e_1_3_2_1_3_1","volume-title":"Proc. SPIE Int. Sym. on Advanced Signal Processing Algorithms, Architectures, and Implementations","author":"Evans B.L.","year":"1995","unstructured":"B.L. Evans , S. X. Gu , A. Kalavade and E. A. Lee . Symbolic Computation in System Simulation and Design . Proc. SPIE Int. Sym. on Advanced Signal Processing Algorithms, Architectures, and Implementations , 1995 . B.L. Evans,S. X. Gu, A. Kalavade and E. A. Lee. Symbolic Computation in System Simulation and Design. Proc. SPIE Int. Sym. on Advanced Signal Processing Algorithms, Architectures, and Implementations, 1995."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30569-9_12"},{"key":"e_1_3_2_1_5_1","volume-title":"Proc. CHARME'03","author":"Al Sammane G.","year":"2003","unstructured":"G. Al Sammane , Constrained Symbolic Simulation using Mathematica and ACL2 . Proc. CHARME'03 , LNCS 2860. Springer , October 2003 . G. Al Sammane, et al. Constrained Symbolic Simulation using Mathematica and ACL2. Proc. CHARME'03, LNCS 2860. Springer, October 2003."},{"volume-title":"LNCS 1522","author":"Greve D.","key":"e_1_3_2_1_6_1","unstructured":"D. Greve . Symbolic simulation of the JEM1 microprocessor. Proc. FMCAD '98 , LNCS 1522 , Springer . D. Greve. Symbolic simulation of the JEM1 microprocessor. Proc. FMCAD '98, LNCS 1522, Springer."},{"key":"e_1_3_2_1_7_1","unstructured":"P. Bricaud T. Delaye F. Poirot A. Gorun. \"Do standardized embedded IP transistor view exists for SoC IP integration?\" Proceedings SAME 2001.  P. Bricaud T. Delaye F. Poirot A. Gorun. \"Do standardized embedded IP transistor view exists for SoC IP integration?\" Proceedings SAME 2001."},{"key":"e_1_3_2_1_8_1","unstructured":"IEEE. 1076.6-2004 IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis 2004.  IEEE. 1076.6-2004 IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis 2004."},{"key":"e_1_3_2_1_9_1","volume-title":"The Mathematica Book","author":"Wolfram S.","year":"1820","unstructured":"S. Wolfram . The Mathematica Book . Cambridge University Press and Wolfram Research , 100 Trade Center Drive, Champaign, IL 6 1820 --7237, USA, 2000. fourth ed. S. Wolfram. The Mathematica Book. Cambridge University Press and Wolfram Research, 100 Trade Center Drive, Champaign, IL 61820--7237, USA, 2000. fourth ed."},{"key":"e_1_3_2_1_10_1","volume-title":"ACL2 Computer Aided Reasoning: An Approach (Vol 1.) and ACL2 Case Studies (Vol 2.)","author":"Kaufmann M.","year":"2000","unstructured":"M. Kaufmann , P. Manolios , and J. S. Moore . ACL2 Computer Aided Reasoning: An Approach (Vol 1.) and ACL2 Case Studies (Vol 2.) . KluwerAcademic Press , 2000 . M. Kaufmann, P. Manolios, and J. S. Moore. ACL2 Computer Aided Reasoning: An Approach (Vol 1.) and ACL2 Case Studies (Vol 2.).KluwerAcademic Press, 2000."},{"key":"e_1_3_2_1_11_1","volume-title":"Introduction to the OBDD Algorithm for the ATP community. Technical report","author":"Moore J. S.","year":"1992","unstructured":"J. S. Moore . Introduction to the OBDD Algorithm for the ATP community. Technical report , Computational Logic Inc ., 1992 . J. S. Moore. Introduction to the OBDD Algorithm for the ATP community. Technical report, Computational Logic Inc., 1992."},{"key":"e_1_3_2_1_12_1","volume-title":"LNCS 1522","author":"Moore J. S.","year":"1998","unstructured":"J. S. Moore . Symbolic Simulation: An ACL2 Approach Proc. FMCAD'98 , LNCS 1522 , Springer , 1998 . J. S. Moore. Symbolic Simulation: An ACL2 Approach Proc. FMCAD'98, LNCS 1522, Springer, 1998."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.513946"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/646187.683252"},{"key":"e_1_3_2_1_15_1","volume-title":"Proc. ICTTA'04","author":"Al Sammane G.","year":"2004","unstructured":"G. Al Sammane , J. Schmaltz , D. Borrione, Formal design and verification of on chip networking , Proc. ICTTA'04 , IEEE, ISBN 0-7803-8484-2, April 2004 . G. Al Sammane, J. Schmaltz, D. Borrione, Formal design and verification of on chip networking, Proc. ICTTA'04, IEEE, ISBN 0-7803-8484-2, April 2004."}],"event":{"name":"GLSVLSI05: Great Lakes Symposium on VLSI 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Chicago Illinois USA","acronym":"GLSVLSI05"},"container-title":["Proceedings of the 15th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057724","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1057661.1057724","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:26:00Z","timestamp":1750281960000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057724"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4,17]]},"references-count":15,"alternative-id":["10.1145\/1057661.1057724","10.1145\/1057661"],"URL":"https:\/\/doi.org\/10.1145\/1057661.1057724","relation":{},"subject":[],"published":{"date-parts":[[2005,4,17]]},"assertion":[{"value":"2005-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}