{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:54:59Z","timestamp":1750308899943,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,4,17]],"date-time":"2005-04-17T00:00:00Z","timestamp":1113696000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,17]]},"DOI":"10.1145\/1057661.1057729","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"282-285","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Load elimination for low-power embedded processors"],"prefix":"10.1145","author":[{"given":"Gokhan","family":"Memik","sequence":"first","affiliation":[{"name":"Northwestern University, Evanston, IL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmut T.","family":"Kandemir","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, PA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arindam","family":"Mallik","sequence":"additional","affiliation":[{"name":"Northwestern University, Evanston, IL"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/263272.263348"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339705"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1017696"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300988"},{"key":"e_1_3_2_1_6_1","volume-title":"Two call on superscalar CPUs for handset apps","author":"Times","year":"2003","unstructured":"EE Times , Two call on superscalar CPUs for handset apps . Oct. 2003 . EETimes, Two call on superscalar CPUs for handset apps. Oct. 2003."},{"key":"e_1_3_2_1_7_1","unstructured":"Intel C. SA-110 Microprocessor Technical Reference Manual.  Intel C. SA-110 Microprocessor Technical Reference Manual."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"e_1_3_2_1_9_1","volume-title":"MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems. in International Symposium on Microarchitecture.","author":"Lee C.","year":"1997","unstructured":"Lee , C. , M. Potkonjak , and W.H. Mangione-Smith . MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems. in International Symposium on Microarchitecture. 1997 . Lee, C., M. Potkonjak, and W.H. Mangione-Smith. MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems. in International Symposium on Microarchitecture. 1997."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1013535431127"},{"key":"e_1_3_2_1_11_1","unstructured":"STMicroelectronics STPC Microcontrollers - Overview.'04.  STMicroelectronics STPC Microcontrollers - Overview.'04."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266821"},{"key":"e_1_3_2_1_13_1","volume-title":"An enhanced access and cycle time model for on-chip caches","author":"Wilton S.","year":"1995","unstructured":"Wilton , S. and N. Jouppi , An enhanced access and cycle time model for on-chip caches . July 1995 , Digital Western Research Laboratory , 93\/5. Wilton, S. and N. Jouppi, An enhanced access and cycle time model for on-chip caches. July 1995, Digital Western Research Laboratory, 93\/5."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383097"}],"event":{"name":"GLSVLSI05: Great Lakes Symposium on VLSI 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Chicago Illinois USA","acronym":"GLSVLSI05"},"container-title":["Proceedings of the 15th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057729","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1057661.1057729","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:26:00Z","timestamp":1750281960000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057729"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4,17]]},"references-count":14,"alternative-id":["10.1145\/1057661.1057729","10.1145\/1057661"],"URL":"https:\/\/doi.org\/10.1145\/1057661.1057729","relation":{},"subject":[],"published":{"date-parts":[[2005,4,17]]},"assertion":[{"value":"2005-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}