{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:55:00Z","timestamp":1750308900265,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,4,17]],"date-time":"2005-04-17T00:00:00Z","timestamp":1113696000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,17]]},"DOI":"10.1145\/1057661.1057733","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"296-301","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["A novel clock generation scheme for globally asynchronous locally synchronous systems"],"prefix":"10.1145","author":[{"given":"Kamran","family":"Saleh","sequence":"first","affiliation":[{"name":"Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehrdad","family":"Najibi","sequence":"additional","affiliation":[{"name":"Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohsen","family":"Naderi","sequence":"additional","affiliation":[{"name":"Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hossein","family":"Pedram","sequence":"additional","affiliation":[{"name":"Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehdi","family":"Sedighi","sequence":"additional","affiliation":[{"name":"Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310091"},{"volume-title":"Stanford University","year":"1984","author":"Chapiro D.M.","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/785166.785316"},{"key":"e_1_3_2_1_4_1","first-page":"307","volume-title":"Cheung. Asynchronous Wrappers for Heterogeneous Systems. In Proc. International Conference on Computer Design (ICCD)","author":"Bormann D.S.","year":"1997"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/785168.785376"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.805755"},{"key":"e_1_3_2_1_7_1","first-page":"355","volume-title":"P. Y. K. Cheung. Globally Asynchronous Locally Synchronous FPGA Architectures. In Proc. Field Programmable Logic and Application, 13th International Conference (FPL 2003","author":"Royal A.","year":"2003"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"J. Sparso S. Furber \"Principles of Asynchronous Circuit Design - A System Perspective\" Kluwer Academic Publishers 2002.  J. Sparso S. Furber \"Principles of Asynchronous Circuit Design - A System Perspective\" Kluwer Academic Publishers 2002.","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"e_1_3_2_1_9_1","first-page":"315","author":"Cortadella J.","year":"1997","journal-title":"In IEICE Trans. on Information and Systems"},{"volume-title":"Proc. 5th NORDIC Signal Processing Sym.","year":"2002","author":"Nj\u00f8lstad T.","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/785166.785317"},{"volume-title":"Workshop on Field Programmable Logic and Applications","year":"1992","author":"Hauck S.","key":"e_1_3_2_1_12_1"},{"volume-title":"University of Edinburgh","year":"1997","author":"Payne R. E.","key":"e_1_3_2_1_13_1"},{"volume-title":"Proc. IEEE Int. Conf. on Field-Programmable Technology (FPT)","year":"2003","author":"Wong Catherine G.","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","unstructured":"http:\/\/www.xilinx.com  http:\/\/www.xilinx.com"},{"key":"e_1_3_2_1_16_1","unstructured":"S. Wicker V. K. Bhargava \"Reed-Solomon Codes and Their Applications\" IEEE Press 1994.   S. Wicker V. K. Bhargava \"Reed-Solomon Codes and Their Applications\" IEEE Press 1994."}],"event":{"name":"GLSVLSI05: Great Lakes Symposium on VLSI 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Chicago Illinois USA","acronym":"GLSVLSI05"},"container-title":["Proceedings of the 15th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057733","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1057661.1057733","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:26:00Z","timestamp":1750281960000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057733"}},"subtitle":["an FPGA-validated approach"],"short-title":[],"issued":{"date-parts":[[2005,4,17]]},"references-count":16,"alternative-id":["10.1145\/1057661.1057733","10.1145\/1057661"],"URL":"https:\/\/doi.org\/10.1145\/1057661.1057733","relation":{},"subject":[],"published":{"date-parts":[[2005,4,17]]},"assertion":[{"value":"2005-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}