{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:55:00Z","timestamp":1750308900198,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,4,17]],"date-time":"2005-04-17T00:00:00Z","timestamp":1113696000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,17]]},"DOI":"10.1145\/1057661.1057734","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"302-307","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["A complete methodology for an accurate static noise analysis"],"prefix":"10.1145","author":[{"given":"Cristiano","family":"Forzan","sequence":"first","affiliation":[{"name":"STMicroelectronics, Bologna, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"Pandini","sequence":"additional","affiliation":[{"name":"STMicroelectronics, Agrate Brianza, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,4,17]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1145\/337292.337400"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/43.775633"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.5555\/266388.266451"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/774572.774659"},{"key":"e_1_3_2_1_5_1","first-page":"280","volume-title":"Intl. Symp. On Timing Issues","author":"Pandini D.","year":"1997","unstructured":"D. Pandini , P. Scandolara , and C. Guardiani , \" Network Reduction for Crosstalk Analysis in Deep Submicron Technologies,\" in Proc . Intl. Symp. On Timing Issues , Dec. 1997 , pp. 280 -- 289 . D. Pandini, P. Scandolara, and C. Guardiani, \"Network Reduction for Crosstalk Analysis in Deep Submicron Technologies,\" in Proc. Intl. Symp. On Timing Issues, Dec. 1997, pp. 280--289."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/43.594834"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1145\/266021.266033"},{"key":"e_1_3_2_1_8_1","first-page":"203","volume-title":"Custom Integrated Circuits Conf.","author":"Forzan C.","year":"1998","unstructured":"C. Forzan , B. Franzini , D. Pandini , Y. Liu , and C. Guardiani , \" Nonlinear Macromodels of Large Coupled Interconnect Networks,\" in Proc . Custom Integrated Circuits Conf. , May 1998 , pp. 203 -- 206 . C. Forzan, B. Franzini, D. Pandini, Y. Liu, and C. Guardiani, \"Nonlinear Macromodels of Large Coupled Interconnect Networks,\" in Proc. Custom Integrated Circuits Conf., May 1998, pp. 203--206."},{"key":"e_1_3_2_1_9_1","volume-title":"Electronic Circuit and System Simulation Methods","author":"Pillage L. T.","year":"1995","unstructured":"L. T. Pillage , R. A. Rohrer , and C. Visweswariah , Electronic Circuit and System Simulation Methods . New York, NY : McGraw-Hill , 1995 . L. T. Pillage, R. A. Rohrer, and C. Visweswariah, Electronic Circuit and System Simulation Methods. New York, NY: McGraw-Hill, 1995."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/43.45867"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/43.285250"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/43.384428"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.5555\/266388.266423"},{"key":"e_1_3_2_1_14_1","volume-title":"Mentor Graphics","author":"User Guide ELDO TM","year":"2001","unstructured":"ELDO TM User Guide , Mentor Graphics , Inc ., 2001 . ELDO TM User Guide, Mentor Graphics, Inc., 2001."}],"event":{"sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"acronym":"GLSVLSI05","name":"GLSVLSI05: Great Lakes Symposium on VLSI 2005","location":"Chicago Illinois USA"},"container-title":["Proceedings of the 15th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057734","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1057661.1057734","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:26:00Z","timestamp":1750281960000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057734"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4,17]]},"references-count":14,"alternative-id":["10.1145\/1057661.1057734","10.1145\/1057661"],"URL":"https:\/\/doi.org\/10.1145\/1057661.1057734","relation":{},"subject":[],"published":{"date-parts":[[2005,4,17]]},"assertion":[{"value":"2005-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}