{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:55:00Z","timestamp":1750308900563,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2005,4,17]],"date-time":"2005-04-17T00:00:00Z","timestamp":1113696000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,17]]},"DOI":"10.1145\/1057661.1057740","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"328-331","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Analysis and design of soft-error hardened latches"],"prefix":"10.1145","author":[{"given":"Srivathsan","family":"Krishnamohan","sequence":"first","affiliation":[{"name":"Michigan State University, East Lansing, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nihar R.","family":"Mahapatra","sequence":"additional","affiliation":[{"name":"Michigan State University, East Lansing, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","article-title":"Upset hardened memory design for submicron CMOS technology","author":"Calin T.","year":"1996","unstructured":"T. Calin , M. Nicolaidis , and R. Velazco . Upset hardened memory design for submicron CMOS technology . IEEE Transactions on Nuclear Science, pages 2874--2878 , December 1996 . T. Calin, M. Nicolaidis, and R. Velazco. Upset hardened memory design for submicron CMOS technology. IEEE Transactions on Nuclear Science, pages 2874--2878, December 1996.","journal-title":"IEEE Transactions on Nuclear Science, pages 2874--2878"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249475"},{"key":"e_1_3_2_1_3_1","first-page":"617","volume-title":"Proc. IEEE Custom Integrated Circuits Conference","author":"P. Hazucha","year":"2003","unstructured":"P. Hazucha et al. Measurements and analysis of SER tolerant latch in a 90nm dual-Vt CMOS process . In Proc. IEEE Custom Integrated Circuits Conference , pages 617 -- 620 , October 2003 . P. Hazucha et al. Measurements and analysis of SER tolerant latch in a 90nm dual-Vt CMOS process. In Proc. IEEE Custom Integrated Circuits Conference, pages 617--620, October 2003."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOC.2003.1241499"},{"key":"e_1_3_2_1_5_1","volume-title":"Proc. IEEE Custom Integrated Circuits Conference","author":"Y. Komatsu","year":"2004","unstructured":"Y. Komatsu et al. A Soft-Error Hardened Latch Scheme for SoC in a 90nm Technology and Beyond . In Proc. IEEE Custom Integrated Circuits Conference , October 2004 . Y. Komatsu et al. A Soft-Error Hardened Latch Scheme for SoC in a 90nm Technology and Beyond. In Proc. IEEE Custom Integrated Circuits Conference, October 2004."},{"key":"e_1_3_2_1_6_1","volume-title":"Proc. 7th NASA Symposium on VLSI Design. NASA","author":"Hass K.J.","year":"1998","unstructured":"K.J. Hass , J.W. Gambles , B. Walker , and M. Zampaglione . Mitigating single event upsets from combinational logic . In Proc. 7th NASA Symposium on VLSI Design. NASA , 1998 . K.J. Hass, J.W. Gambles, B. Walker, and M. Zampaglione. Mitigating single event upsets from combinational logic. In Proc. 7th NASA Symposium on VLSI Design. NASA, 1998."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"e_1_3_2_1_8_1","first-page":"61","volume-title":"Symposium on VLSI Circuits Digest of Technical Papers","author":"Karnik Tanay","year":"2001","unstructured":"Tanay Karnik , Bradley Bloechel , K. Soumyanath , Vivek De , and Shekhar Borkar . Scaling trends of cosmic rays induced soft errors in static latches beyond 0.18u . In Symposium on VLSI Circuits Digest of Technical Papers , pages 61 -- 62 . IEEE, 2001 . Tanay Karnik, Bradley Bloechel, K. Soumyanath, Vivek De, and Shekhar Borkar. Scaling trends of cosmic rays induced soft errors in static latches beyond 0.18u. In Symposium on VLSI Circuits Digest of Technical Papers, pages 61--62. IEEE, 2001."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/1032648.1033351"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956570"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271074"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/647883.738394"}],"event":{"name":"GLSVLSI05: Great Lakes Symposium on VLSI 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Chicago Illinois USA","acronym":"GLSVLSI05"},"container-title":["Proceedings of the 15th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057740","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1057661.1057740","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:26:00Z","timestamp":1750281960000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057740"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4,17]]},"references-count":12,"alternative-id":["10.1145\/1057661.1057740","10.1145\/1057661"],"URL":"https:\/\/doi.org\/10.1145\/1057661.1057740","relation":{},"subject":[],"published":{"date-parts":[[2005,4,17]]},"assertion":[{"value":"2005-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}