{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T18:45:10Z","timestamp":1730313910844,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,17]]},"DOI":"10.1145\/1057661.1057752","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"381-384","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Total leakage optimization strategies for multi-level caches"],"prefix":"10.1145","author":[{"given":"Robert","family":"Bai","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nam-Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"Intel Corporation, Portland, Oregon"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Trevor","family":"Mudge","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"International Technology Roadmap for Semiconductors 2003.  International Technology Roadmap for Semiconductors 2003."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280939"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344526"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.994983"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566422"},{"key":"e_1_3_2_1_6_1","first-page":"319","article-title":"A Single-Vt Low-Leakage Gated-Ground Cache for Deep Submicron","volume":"38","author":"Agarwal A.","year":"2003","unstructured":"A. Agarwal , , \" A Single-Vt Low-Leakage Gated-Ground Cache for Deep Submicron ,\" IEEE JSCC , Vol 38 , pp. 319 -- 328 , 2003 . A. Agarwal, et al., \"A Single-Vt Low-Leakage Gated-Ground Cache for Deep Submicron,\" IEEE JSCC, Vol 38, pp. 319--328, 2003.","journal-title":"IEEE JSCC"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871511"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009955"},{"key":"e_1_3_2_1_9_1","unstructured":"Berkeley Predictive Technology Model 2002.  Berkeley Predictive Technology Model 2002."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996773"},{"key":"e_1_3_2_1_11_1","unstructured":"D. Bertsekas \"Nonlinear Programming \" Athena Scientific 1995.  D. Bertsekas \"Nonlinear Programming \" Athena Scientific 1995."},{"key":"e_1_3_2_1_12_1","volume-title":"Computer Architecture A Quantitative Approach,\" Morgan Kaufmann Publisher","author":"Hennessy J.","year":"1996","unstructured":"J. Hennessy and D. Patterson , \" Computer Architecture A Quantitative Approach,\" Morgan Kaufmann Publisher , 2 nd edition, 1996 . J. Hennessy and D. Patterson, \"Computer Architecture A Quantitative Approach,\" Morgan Kaufmann Publisher, 2nd edition, 1996.","edition":"2"},{"key":"e_1_3_2_1_13_1","first-page":"288","volume-title":"Proc. ASPDAC","author":"Delaluz V.","year":"2002","unstructured":"V. Delaluz , Compiler-Directed Array Interleaving for Reducing Energy in Multi-Bank Memories ,\" Proc. ASPDAC , pp. 288 -- 293 , 2002 . V. Delaluz, et al., \"Compiler-Directed Array Interleaving for Reducing Energy in Multi-Bank Memories,\" Proc. ASPDAC, pp. 288--293, 2002."}],"event":{"name":"GLSVLSI05: Great Lakes Symposium on VLSI 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Chicago Illinois USA","acronym":"GLSVLSI05"},"container-title":["Proceedings of the 15th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1057661.1057752","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T16:41:36Z","timestamp":1673455296000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057752"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4,17]]},"references-count":13,"alternative-id":["10.1145\/1057661.1057752","10.1145\/1057661"],"URL":"https:\/\/doi.org\/10.1145\/1057661.1057752","relation":{},"subject":[],"published":{"date-parts":[[2005,4,17]]},"assertion":[{"value":"2005-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}