{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:27:44Z","timestamp":1725618464463},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,17]]},"DOI":"10.1145\/1057661.1057753","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"385-389","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Design of a cell library for asynchronous microengines"],"prefix":"10.1145","author":[{"given":"Gaurav","family":"Gulati","sequence":"first","affiliation":[{"name":"University of Utah, Salt Lake City, Utah"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik","family":"Brunvand","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, Utah"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/557517.846901"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/786452.786701"},{"key":"e_1_3_2_1_3_1","first-page":"14","volume-title":"Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems","author":"Alain","year":"2003","unstructured":"Alain J. Martin et. al. The lutonium: A sub-nanojoule asynchronous 8051 microcontroller . In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems , pages 14 -- 23 . IEEE Computer Society Press , May 2003 . Alain J. Martin et. al. The lutonium: A sub-nanojoule asynchronous 8051 microcontroller. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 14--23. IEEE Computer Society Press, May 2003."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/551495.785259"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/786452.786702"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.740024"},{"key":"e_1_3_2_1_7_1","volume-title":"Advanced Networking and Communications Hardware Workshop (ANCHOR 2004)","author":"Madan Niti","year":"2004","unstructured":"Niti Madan and Erik Brunvand . A case for asynchronous microengines for network processing . In Advanced Networking and Communications Hardware Workshop (ANCHOR 2004) , June 2004 . Niti Madan and Erik Brunvand. A case for asynchronous microengines for network processing. In Advanced Networking and Communications Hardware Workshop (ANCHOR 2004), June 2004."},{"key":"e_1_3_2_1_8_1","volume-title":"Department of Electrical and Computer Engineering","author":"Singh Himanshu","year":"2004","unstructured":"Himanshu Singh . Signal processing with asynchronous microengines. Master's thesis , Department of Electrical and Computer Engineering , University of Utah , December 2004 . Himanshu Singh. Signal processing with asynchronous microengines. Master's thesis, Department of Electrical and Computer Engineering, University of Utah, December 2004."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"e_1_3_2_1_10_1","volume-title":"August","author":"Ivan","year":"2002","unstructured":"Ivan E. Sutherland and Jo Ebergen. Computers without clocks. Scientific American, 287(2) , August 2002 . Ivan E. Sutherland and Jo Ebergen. Computers without clocks. Scientific American, 287(2), August 2002."},{"key":"e_1_3_2_1_11_1","volume-title":"School of Computing","author":"Gulati Gaurav","year":"2003","unstructured":"Gaurav Gulati . A 32x64 self-timed sram core. Technical report , School of Computing , University of Utah , July 2003 . Gaurav Gulati. A 32x64 self-timed sram core. Technical report, School of Computing, University of Utah, July 2003."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/252471.252523"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.743711"},{"key":"e_1_3_2_1_14_1","volume-title":"Logical Effort: Designing Fast CMOS Circuits","author":"Sutherland Ivan","year":"1999","unstructured":"Ivan Sutherland , Bob Sproull , and David Harris . Logical Effort: Designing Fast CMOS Circuits . Morgan Kaufmann Publishers, Inc. , 1999 . Ivan Sutherland, Bob Sproull, and David Harris. Logical Effort: Designing Fast CMOS Circuits. Morgan Kaufmann Publishers, Inc., 1999."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/523661.785231"}],"event":{"name":"GLSVLSI05: Great Lakes Symposium on VLSI 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Chicago Illinois USA","acronym":"GLSVLSI05"},"container-title":["Proceedings of the 15th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1057661.1057753","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T16:41:41Z","timestamp":1673455301000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057753"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4,17]]},"references-count":15,"alternative-id":["10.1145\/1057661.1057753","10.1145\/1057661"],"URL":"https:\/\/doi.org\/10.1145\/1057661.1057753","relation":{},"subject":[],"published":{"date-parts":[[2005,4,17]]},"assertion":[{"value":"2005-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}