{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:30:55Z","timestamp":1725618655183},"publisher-location":"New York, NY, USA","reference-count":5,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,17]]},"DOI":"10.1145\/1057661.1057757","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"404-407","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Increasing design space of the instruction queue with tag coding"],"prefix":"10.1145","author":[{"given":"Junwei","family":"Zhou","sequence":"first","affiliation":[{"name":"Michigan State University, East Lansing, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew","family":"Mason","sequence":"additional","affiliation":[{"name":"Michigan State University, East Lansing, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1002\/9781118032749"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264201"},{"key":"e_1_3_2_1_3_1","first-page":"225","volume-title":"Proc. 33th Int'l Symp. Microarchitecture","author":"Goshina M.","year":"2001","unstructured":"M. Goshina A High-Speed Dynamic Instruction Scheduling Scheme for Superscalar Processors,\" Proc. 33th Int'l Symp. Microarchitecture , pp. 225 -- 236 , 2001 . M. Goshina et al., \"A High-Speed Dynamic Instruction Scheduling Scheme for Superscalar Processors,\" Proc. 33th Int'l Symp. Microarchitecture, pp. 225--236, 2001."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.29"},{"key":"e_1_3_2_1_5_1","first-page":"14","volume-title":"The Optimal Logic Depth Per Pipeline Stage is 6 to 8 FO4 Inverter Delays,\" Proc. 29th Int'l Symp. on Computer Architecture","author":"Hrishikesh S.","year":"2002","unstructured":"S. Hrishikesh , N. P. Jouppi , and K. I. Farkas , \" The Optimal Logic Depth Per Pipeline Stage is 6 to 8 FO4 Inverter Delays,\" Proc. 29th Int'l Symp. on Computer Architecture , pp. 14 -- 24 , 2002 . S. Hrishikesh, N. P. Jouppi, and K. I. Farkas, \"The Optimal Logic Depth Per Pipeline Stage is 6 to 8 FO4 Inverter Delays,\" Proc. 29th Int'l Symp. on Computer Architecture, pp. 14--24, 2002."}],"event":{"name":"GLSVLSI05: Great Lakes Symposium on VLSI 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Chicago Illinois USA","acronym":"GLSVLSI05"},"container-title":["Proceedings of the 15th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1057661.1057757","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T16:41:59Z","timestamp":1673455319000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057757"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4,17]]},"references-count":5,"alternative-id":["10.1145\/1057661.1057757","10.1145\/1057661"],"URL":"https:\/\/doi.org\/10.1145\/1057661.1057757","relation":{},"subject":[],"published":{"date-parts":[[2005,4,17]]},"assertion":[{"value":"2005-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}