{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:58:55Z","timestamp":1759147135073},"publisher-location":"New York, NY, USA","reference-count":7,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,17]]},"DOI":"10.1145\/1057661.1057759","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"412-415","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["An analysis of the robustness of CMOS delay elements"],"prefix":"10.1145","author":[{"given":"Srivathsan","family":"Krishnamohan","sequence":"first","affiliation":[{"name":"Michigan State University, East Lansing, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nihar R.","family":"Mahapatra","sequence":"additional","affiliation":[{"name":"Michigan State University, East Lansing, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1117\/12.234771"},{"key":"e_1_3_2_1_2_1","author":"Bowman K.A.","year":"2002","unstructured":"K.A. Bowman , S.G. Duvall , and J.D. Meindl . Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution for Gigascale Integration. IEEE Journal of Solid-State Circuits, pages 183--190 , 2002 . K.A. Bowman, S.G. Duvall, and J.D. Meindl. Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution for Gigascale Integration. IEEE Journal of Solid-State Circuits, pages 183--190, 2002.","journal-title":"IEEE Journal of Solid-State Circuits, pages 183--190"},{"key":"e_1_3_2_1_3_1","author":"Buchwald A. W.","year":"1992","unstructured":"A. W. Buchwald , K. W. Martin , and A. K. Oki . A 6GHz integrated phase-locked loop using AlGaAs\/GaAs heterojunction bipolar transistors. IEEE Journal of Solid-State Circuits, pages 1752--1762 , 1992 . A. W. Buchwald, K. W. Martin, and A. K. Oki. A 6GHz integrated phase-locked loop using AlGaAs\/GaAs heterojunction bipolar transistors. IEEE Journal of Solid-State Circuits, pages 1752--1762, 1992.","journal-title":"IEEE Journal of Solid-State Circuits, pages 1752--1762"},{"volume-title":"Yield Optimization with Energy-Delay Constraints in Low-Power Digital Circuits. In International Electron Devices Meeting Technical Digest","year":"2003","key":"e_1_3_2_1_4_1","unstructured":"Yu. Cao et al . Yield Optimization with Energy-Delay Constraints in Low-Power Digital Circuits. In International Electron Devices Meeting Technical Digest , 2003 . Yu. Cao et al. Yield Optimization with Energy-Delay Constraints in Low-Power Digital Circuits. In International Electron Devices Meeting Technical Digest, 2003."},{"key":"e_1_3_2_1_5_1","first-page":"296","volume-title":"IEICE Transactions on Information and Systems","year":"1997","unstructured":"Yuk-Wah Pang et al. An asynchronous cell library for self-timed system designs . In IEICE Transactions on Information and Systems , pages 296 -- 305 , March 1997 . Yuk-Wah Pang et al. An asynchronous cell library for self-timed system designs. In IEICE Transactions on Information and Systems, pages 296--305, March 1997."},{"key":"e_1_3_2_1_6_1","author":"Kim G.","year":"1996","unstructured":"G. Kim , M.-K. Kim , B.-S. Chang , and W. Kim . A low-voltage, low-power CMOS delay element. IEEE Journal of Solid-State Circuits, pages 966--971 , 1996 . G. Kim, M.-K. Kim, B.-S. Chang, and W. Kim. A low-voltage, low-power CMOS delay element. IEEE Journal of Solid-State Circuits, pages 966--971, 1996.","journal-title":"A low-voltage, low-power CMOS delay element. IEEE Journal of Solid-State Circuits, pages 966--971"},{"key":"e_1_3_2_1_7_1","volume-title":"Digital integrated circuits","author":"Rabaey J. M.","year":"2002","unstructured":"J. M. Rabaey , A. Chandrakasan , and B. Nikolic . Digital integrated circuits . Prentice Hall , 2nd. edition, 2002 . J. M. Rabaey, A. Chandrakasan, and B. Nikolic. Digital integrated circuits. Prentice Hall, 2nd. edition, 2002."}],"event":{"name":"GLSVLSI05: Great Lakes Symposium on VLSI 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Chicago Illinois USA","acronym":"GLSVLSI05"},"container-title":["Proceedings of the 15th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1057661.1057759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T16:42:14Z","timestamp":1673455334000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057759"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4,17]]},"references-count":7,"alternative-id":["10.1145\/1057661.1057759","10.1145\/1057661"],"URL":"https:\/\/doi.org\/10.1145\/1057661.1057759","relation":{},"subject":[],"published":{"date-parts":[[2005,4,17]]},"assertion":[{"value":"2005-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}