{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:30:22Z","timestamp":1725618622957},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,17]]},"DOI":"10.1145\/1057661.1057765","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T04:31:47Z","timestamp":1123043507000},"page":"436-441","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Increasing the energy efficiency of pipelined circuits via slack redistribution"],"prefix":"10.1145","author":[{"given":"Srivathsan","family":"Krishnamohan","sequence":"first","affiliation":[{"name":"Michigan State University, East Lansing, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nihar R.","family":"Mahapatra","sequence":"additional","affiliation":[{"name":"Michigan State University, East Lansing, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"201","volume-title":"Proc. IEEE Custom Integrated Circuits Conference","author":"Cao Y.","year":"2000","unstructured":"Y. Cao , T. Sato , D. Sylvester , M. Orshansky , and C. Hu . New paradigm of predictive MOSFET and interconnect modeling for early circuit design . In Proc. IEEE Custom Integrated Circuits Conference , pages 201 -- 204 , June 2000 . http:\/\/www-device.eecs.berkeley.edu\/~ ptm. Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu. New paradigm of predictive MOSFET and interconnect modeling for early circuit design. In Proc. IEEE Custom Integrated Circuits Conference, pages 201--204, June 2000. http:\/\/www-device.eecs.berkeley.edu\/~ ptm."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/505388.505396"},{"key":"e_1_3_2_1_3_1","volume-title":"Proc. IEEE International Symposium on Circuits and Systems","author":"De Vivek","year":"2002","unstructured":"Vivek De , Ram Krishnamurthy , and Siva Narendra . Low power and high performance microprocessor design . In Proc. IEEE International Symposium on Circuits and Systems , May 2002 . Vivek De, Ram Krishnamurthy, and Siva Narendra. Low power and high performance microprocessor design. In Proc. IEEE International Symposium on Circuits and Systems, May 2002."},{"key":"e_1_3_2_1_4_1","volume-title":"High speed CMOS design styles","author":"K. Bernstein","year":"1998","unstructured":"K. Bernstein et al. High speed CMOS design styles . Kluwer Academic Publishers , first edition, 1998 . K. Bernstein et al. High speed CMOS design styles. Kluwer Academic Publishers, first edition, 1998."},{"key":"e_1_3_2_1_6_1","volume-title":"Proc. IEEE Symposium on VLSI Circuits","author":"Heo S.","year":"2002","unstructured":"S. Heo and K. Asanovic . Leakage biased domino circuits for dynamic fine-grain leakage reduction . In Proc. IEEE Symposium on VLSI Circuits , June 2002 . S. Heo and K. Asanovic. Leakage biased domino circuits for dynamic fine-grain leakage reduction. In Proc. IEEE Symposium on VLSI Circuits, June 2002."},{"key":"e_1_3_2_1_7_1","volume-title":"Proc. IEEE International Symposium on Circuits and Systems","author":"Jung G.","year":"2000","unstructured":"G. Jung , V. Perepelitsa , and G.E. Sobelman . Time borrowing in high-speed functional units using skew-tolerant domino circuits . In Proc. IEEE International Symposium on Circuits and Systems , May 2000 . G. Jung, V. Perepelitsa, and G.E. Sobelman. Time borrowing in high-speed functional units using skew-tolerant domino circuits. In Proc. IEEE International Symposium on Circuits and Systems, May 2000."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826198"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"e_1_3_2_1_10_1","author":"Wang Z.","year":"1997","unstructured":"Z. Wang , G.A. Jullien , W.C. Miller , J. Wang , and S.S. Bizzan . Fast adders using enhanced multiple-output domino logic. IEEE Journal of Solid-State Circuits, pages 206--214 , February 1997 . Z. Wang, G.A. Jullien, W.C. Miller, J. Wang, and S.S. Bizzan. Fast adders using enhanced multiple-output domino logic. IEEE Journal of Solid-State Circuits, pages 206--214, February 1997.","journal-title":"Fast adders using enhanced multiple-output domino logic. IEEE Journal of Solid-State Circuits, pages 206--214"}],"event":{"name":"GLSVLSI05: Great Lakes Symposium on VLSI 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Chicago Illinois USA","acronym":"GLSVLSI05"},"container-title":["Proceedings of the 15th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1057661.1057765","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T11:41:20Z","timestamp":1673437280000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057765"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4,17]]},"references-count":9,"alternative-id":["10.1145\/1057661.1057765","10.1145\/1057661"],"URL":"https:\/\/doi.org\/10.1145\/1057661.1057765","relation":{},"subject":[],"published":{"date-parts":[[2005,4,17]]},"assertion":[{"value":"2005-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}