{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T14:03:52Z","timestamp":1761487432518},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,17]]},"DOI":"10.1145\/1057661.1057769","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"452-457","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":55,"title":["LiPaR"],"prefix":"10.1145","author":[{"given":"Balasubramanian","family":"Sethuraman","sequence":"first","affiliation":[{"name":"University of Cincinnati, Cincinnati, OH"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prasun","family":"Bhattacharya","sequence":"additional","affiliation":[{"name":"University of Cincinnati, Cincinnati, OH"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jawad","family":"Khan","sequence":"additional","affiliation":[{"name":"University of Cincinnati, Cincinnati, OH"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ranga","family":"Vemuri","sequence":"additional","affiliation":[{"name":"University of Cincinnati, Cincinnati, OH"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Altera Inc. http:\/\/www.altera.com.  Altera Inc. http:\/\/www.altera.com."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_5_1","volume-title":"Interconnect Networks: An Engineering Approach","author":"Duato J.","year":"1998","unstructured":"J. Duato and L. Ni S. Yalamanchili . Interconnect Networks: An Engineering Approach . In IEEE CS Press , 1998 . J. Duato and L. Ni S. Yalamanchili. Interconnect Networks: An Engineering Approach. In IEEE CS Press, 1998."},{"key":"e_1_3_2_1_6_1","volume-title":"IEEE NorChip Conference","author":"A. Hemani","year":"2000","unstructured":"A. Hemani et. al. Network on Chip: An architecture for billion transistor era . In IEEE NorChip Conference , November 2000 . A. Hemani et. al. Network on Chip: An architecture for billion transistor era. In IEEE NorChip Conference, November 2000."},{"key":"e_1_3_2_1_7_1","first-page":"318","volume-title":"IFIP VLSI-SOC 2003","author":"Fernando Moraes","year":"2003","unstructured":"Fernando Moraes et. al. A Low Area Overhead Packet-switched Network On Chip: Architecture and Prototyping . In IFIP VLSI-SOC 2003 , pages 318 -- 323 , 2003 . Fernando Moraes et. al. A Low Area Overhead Packet-switched Network On Chip: Architecture and Prototyping. In IFIP VLSI-SOC 2003, pages 318--323, 2003."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/876908.881610"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2003.1267722"},{"key":"e_1_3_2_1_10_1","first-page":"795","volume-title":"Interconnection Networks Enable Fine-Grain Dynamic Multi-Tasking on FPGAs. In FPL'2002","author":"Theodore Marescaux","year":"2002","unstructured":"Theodore Marescaux et. al. Interconnection Networks Enable Fine-Grain Dynamic Multi-Tasking on FPGAs. In FPL'2002 , pages 795 -- 805 , September 2002 . Theodore Marescaux et. al. Interconnection Networks Enable Fine-Grain Dynamic Multi-Tasking on FPGAs. In FPL'2002, pages 795--805, September 2002."},{"key":"e_1_3_2_1_11_1","volume-title":"PROGRESS 2003 Embedded Systems Symposium","author":"Kavaldjiev Nikolay","year":"2003","unstructured":"Nikolay Kavaldjiev and Gerard J.M. Smit . A survey of efficient on-chip communications for SoC . In PROGRESS 2003 Embedded Systems Symposium , October 2003 . Nikolay Kavaldjiev and Gerard J.M. Smit. A survey of efficient on-chip communications for SoC. In PROGRESS 2003 Embedded Systems Symposium, October 2003."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1018419.1019631"},{"key":"e_1_3_2_1_13_1","unstructured":"MentorGraphics Inc. http:\/\/www.mentorgraphics.com.  MentorGraphics Inc. http:\/\/www.mentorgraphics.com."},{"key":"e_1_3_2_1_14_1","volume-title":"International Technology Roadmap for Semiconductors - 2002 Update. In http:\/\/public.itrs.net","author":"Sematech International","year":"2002","unstructured":"International Sematech . International Technology Roadmap for Semiconductors - 2002 Update. In http:\/\/public.itrs.net , 2002 . International Sematech. International Technology Roadmap for Semiconductors - 2002 Update. In http:\/\/public.itrs.net, 2002."},{"key":"e_1_3_2_1_15_1","volume-title":"http:\/\/www.xilinx.com","author":"Xilinx Inc.","year":"2004","unstructured":"Xilinx Inc. http:\/\/www.xilinx.com , 2004 . Xilinx Inc. http:\/\/www.xilinx.com, 2004."},{"key":"e_1_3_2_1_16_1","volume-title":"DATE'2004-Designer's Forum","author":"Zerferino C.A.","year":"2004","unstructured":"C.A. Zerferino , M.E. Kreutz , and A.A. Susin . RASoC: A Router Soft-Core for Networks-on-Chip . In DATE'2004-Designer's Forum . IEEE CS Press , 2004 . C.A. Zerferino, M.E. Kreutz, and A.A. Susin. RASoC: A Router Soft-Core for Networks-on-Chip. In DATE'2004-Designer's Forum. IEEE CS Press, 2004."},{"key":"e_1_3_2_1_17_1","first-page":"169","volume-title":"SoCIN: A Parametric and Scalable Network on Chip. In SBCCI'2003","author":"Zerferino C.A.","year":"2003","unstructured":"C.A. Zerferino and A.A. Susin . SoCIN: A Parametric and Scalable Network on Chip. In SBCCI'2003 , pages 169 -- 174 . IEEE CS Press , 2003 . C.A. Zerferino and A.A. Susin. SoCIN: A Parametric and Scalable Network on Chip. In SBCCI'2003, pages 169--174. IEEE CS Press, 2003."}],"event":{"name":"GLSVLSI05: Great Lakes Symposium on VLSI 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Chicago Illinois USA","acronym":"GLSVLSI05"},"container-title":["Proceedings of the 15th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1057661.1057769","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T16:41:30Z","timestamp":1673455290000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057769"}},"subtitle":["A light-weight parallel router for FPGA-based networks-on-chip"],"short-title":[],"issued":{"date-parts":[[2005,4,17]]},"references-count":16,"alternative-id":["10.1145\/1057661.1057769","10.1145\/1057661"],"URL":"https:\/\/doi.org\/10.1145\/1057661.1057769","relation":{},"subject":[],"published":{"date-parts":[[2005,4,17]]},"assertion":[{"value":"2005-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}