{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T18:30:49Z","timestamp":1730313049649,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,4,17]]},"DOI":"10.1145\/1057661.1057774","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T04:31:47Z","timestamp":1123043507000},"page":"472-477","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Adaptive gate biasing"],"prefix":"10.1145","author":[{"given":"Stephen C.","family":"Terry","sequence":"first","affiliation":[{"name":"University of Tennessee, Knoxville, TN"}]},{"given":"Mohommad M.","family":"Mojarradi","sequence":"additional","affiliation":[{"name":"California Institute of Technology, Pasadena, CA"}]},{"given":"Benjamin J.","family":"Blalock","sequence":"additional","affiliation":[{"name":"University of Tennessee, Knoxville, TN"}]},{"given":"Jesse A.","family":"Richmond","sequence":"additional","affiliation":[{"name":"University of Tennessee, Knoxville, TN"}]}],"member":"320","published-online":{"date-parts":[[2005,4,17]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"2","article-title":"Low voltage analog circuit design techniques: a tutorial","volume":"83","author":"Yan S.","year":"2000","unstructured":"S. Yan and E. Sanchez-Sinencio , \" Low voltage analog circuit design techniques: a tutorial ,\" IEICE Trans. On Electronics , vol. E83 -A, no. 2 , pp. 179--196, February 2000 . S. Yan and E. Sanchez-Sinencio, \"Low voltage analog circuit design techniques: a tutorial,\" IEICE Trans. On Electronics, vol. E83-A, no. 2, pp. 179--196, February 2000.","journal-title":"IEICE Trans. On Electronics"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2002.999703"},{"key":"e_1_3_2_1_3_1","first-page":"286","article-title":"Low-voltage analog CMOS circuit techniques","author":"Fattaruso J. W.","year":"1999","unstructured":"J. W. Fattaruso , \" Low-voltage analog CMOS circuit techniques ,\" Proceedings of the VLSI Symposium , pp. 286 -- 289 , June 1999 . J. W. Fattaruso, \"Low-voltage analog CMOS circuit techniques,\" Proceedings of the VLSI Symposium, pp. 286--289, June 1999.","journal-title":"Proceedings of the VLSI Symposium"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.818918"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/82.700924"},{"key":"e_1_3_2_1_6_1","first-page":"25","volume-title":"Process Integration, Devices, and Structures Chapter","author":"Semiconductors International Technology","year":"2001","unstructured":"International Technology Roadmap for Semiconductors : Process Integration, Devices, and Structures Chapter , p. 25 , 2001 edition. International Technology Roadmap for Semiconductors: Process Integration, Devices, and Structures Chapter, p. 25, 2001 edition."},{"key":"e_1_3_2_1_7_1","volume-title":"Operation and Modeling of the MOS Transistor","author":"Tsividis Y.","year":"1999","unstructured":"Y. Tsividis , Operation and Modeling of the MOS Transistor , McGraw-Hill , 1999 . Y. Tsividis, Operation and Modeling of the MOS Transistor, McGraw-Hill, 1999."},{"key":"e_1_3_2_1_8_1","first-page":"80","volume-title":"Complementary body driving--a low-voltage analog circuit technique for SOI,\" Proceedings of the 2002 IEEE International SOI Conference","author":"Terry S. C.","year":"2002","unstructured":"S. C. Terry , B. J. Blalock , L. K. Yong , B. M. Dufrene , and M. M. Mojorradi , \" Complementary body driving--a low-voltage analog circuit technique for SOI,\" Proceedings of the 2002 IEEE International SOI Conference , pp. 80 -- 82 , Williamsburg , VA , October 2002 . S. C. Terry, B. J. Blalock, L. K. Yong, B. M. Dufrene, and M. M. Mojorradi, \"Complementary body driving--a low-voltage analog circuit technique for SOI,\" Proceedings of the 2002 IEEE International SOI Conference, pp. 80--82, Williamsburg, VA, October 2002."},{"key":"e_1_3_2_1_9_1","first-page":"1972","volume-title":"1995 IEEE Int. Symp. On Circuits and Systems","author":"Blalock B.J.","year":"1995","unstructured":"B.J. Blalock and P.E. Allen , \" A Low-Voltage, Bulk-Driven MOSFET Current Mirror for CMOS Technology,\" in Proc . 1995 IEEE Int. Symp. On Circuits and Systems , pp. 1972 -- 1975 , 1995 . B.J. Blalock and P.E. Allen, \"A Low-Voltage, Bulk-Driven MOSFET Current Mirror for CMOS Technology,\" in Proc. 1995 IEEE Int. Symp. On Circuits and Systems, pp. 1972--1975, 1995."},{"key":"e_1_3_2_1_10_1","first-page":"619","volume-title":"Proc. 2002 IEEE Int. Symp. On Circuits and Systems","volume":"3","author":"Minch B.A.","year":"2002","unstructured":"B.A. Minch , \" A Low-Voltage MOS Cascode Bias Circuit for All Current Levels ,\" in Proc. 2002 IEEE Int. Symp. On Circuits and Systems , Vol. 3 , pp. 619 -- 622 , 2002 . B.A. Minch, \"A Low-Voltage MOS Cascode Bias Circuit for All Current Levels,\" in Proc. 2002 IEEE Int. Symp. On Circuits and Systems, Vol. 3, pp. 619--622, 2002."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01239381"}],"event":{"name":"GLSVLSI05: Great Lakes Symposium on VLSI 2005","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Chicago Illinois USA","acronym":"GLSVLSI05"},"container-title":["Proceedings of the 15th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1057661.1057774","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T11:48:50Z","timestamp":1673437730000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1057661.1057774"}},"subtitle":["a new solution for body-driven current mirrors"],"short-title":[],"issued":{"date-parts":[[2005,4,17]]},"references-count":11,"alternative-id":["10.1145\/1057661.1057774","10.1145\/1057661"],"URL":"https:\/\/doi.org\/10.1145\/1057661.1057774","relation":{},"subject":[],"published":{"date-parts":[[2005,4,17]]},"assertion":[{"value":"2005-04-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}