{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T22:38:00Z","timestamp":1776465480988,"version":"3.51.2"},"reference-count":103,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2005,4,1]],"date-time":"2005-04-01T00:00:00Z","timestamp":1112313600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2005,4]]},"abstract":"<jats:p>Placement is one of the most important steps in the RTL-to-GDSII synthesis process, as it directly defines the interconnects, which have become the bottleneck in circuit and system performance in deep submicron technologies. The placement problem has been studied extensively in the past 30 years. However, recent studies show that existing placement solutions are surprisingly far from optimal. The first part of this tutorial summarizes results from recent optimality and scalability studies of existing placement tools. These studies show that the results of leading placement tools from both industry and academia may be up to 50% to 150% away from optimal in total wirelength. If such a gap can be closed, the corresponding performance improvement will be equivalent to several technology-generation advancements. The second part of the tutorial highlights the recent progress on large-scale circuit placement, including techniques for wirelength minimization, routability optimization, and performance optimization.<\/jats:p>","DOI":"10.1145\/1059876.1059886","type":"journal-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:30:55Z","timestamp":1123057855000},"page":"389-430","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":45,"title":["Large-scale circuit placement"],"prefix":"10.1145","volume":"10","author":[{"given":"Jason","family":"Cong","sequence":"first","affiliation":[{"name":"UCLA Computer Science, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joseph R.","family":"Shinnerl","sequence":"additional","affiliation":[{"name":"UCLA Computer Science, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min","family":"Xie","sequence":"additional","affiliation":[{"name":"UCLA Computer Science, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tim","family":"Kong","sequence":"additional","affiliation":[{"name":"Magma Design Automation, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Yuan","sequence":"additional","affiliation":[{"name":"IBM Corporation, Microelectronics Division, Essex Junction, VT"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,4]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design (Nov.). 550--557","author":"Adya S.","year":"2004","unstructured":"Adya , S. , Chaturvedi , S. , Roy , J. , Papa , D. A. , and Markov , I . 2004. Unification of partitioning, placement, and floorplanning . In Proceedings of the International Conference on Computer-Aided Design (Nov.). 550--557 . 10.1109\/ICCAD. 2004 .1382639 Adya, S., Chaturvedi, S., Roy, J., Papa, D. A., and Markov, I. 2004. Unification of partitioning, placement, and floorplanning. In Proceedings of the International Conference on Computer-Aided Design (Nov.). 550--557. 10.1109\/ICCAD.2004.1382639"},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the International Symposium on Physical Design. 95--103","author":"Adya S.","unstructured":"Adya , S. , Yildiz , M. , Markov , I. , Villarrubia , P. , Parakh , P. , and Madden , P . 2003. Benchmarking for large-scale placement and beyond . In Proceedings of the International Symposium on Physical Design. 95--103 . 10.1145\/640000.640022 Adya, S., Yildiz, M., Markov, I., Villarrubia, P., Parakh, P., and Madden, P. 2003. Benchmarking for large-scale placement and beyond. In Proceedings of the International Symposium on Physical Design. 95--103. 10.1145\/640000.640022"},{"key":"e_1_2_1_3_1","volume-title":"Proceedings of the International Symposium on Physical Design (Apr.). 12--17","author":"Adya S. N.","unstructured":"Adya , S. N. and Markov , I. L . 2002. Consistent placement of macro-blocks using floorplanning and standard-cell placement . In Proceedings of the International Symposium on Physical Design (Apr.). 12--17 . 10.1145\/505388.505392 Adya, S. N. and Markov, I. L. 2002. Consistent placement of macro-blocks using floorplanning and standard-cell placement. In Proceedings of the International Symposium on Physical Design (Apr.). 12--17. 10.1145\/505388.505392"},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design. 307--310","author":"Agnihotri A. R.","year":"2003","unstructured":"Agnihotri , A. R. , Yildiz , M. C. , Khatkhate , A. , Mathur , A. , Ono , S. , and Madden , P. H . 2003. Fractional cut: Improved recursive bisection placement . In Proceedings of the International Conference on Computer-Aided Design. 307--310 . 10.1109\/ICCAD. 2003 .72 Agnihotri, A. R., Yildiz, M. C., Khatkhate, A., Mathur, A., Ono, S., and Madden, P. H. 2003. Fractional cut: Improved recursive bisection placement. In Proceedings of the International Conference on Computer-Aided Design. 307--310. 10.1109\/ICCAD.2003.72"},{"key":"e_1_2_1_5_1","volume-title":"Proceeding of the International Symposium on Physical Design. 85--90","author":"Alpert C. J.","year":"1998","unstructured":"Alpert , C. J. 1998 . The ISPD98 circuit benchmark suite . In Proceeding of the International Symposium on Physical Design. 85--90 . 10.1145\/274535.274546 Alpert, C. J. 1998. The ISPD98 circuit benchmark suite. In Proceeding of the International Symposium on Physical Design. 85--90. 10.1145\/274535.274546"},{"key":"e_1_2_1_6_1","unstructured":"Arrow K. Huriwicz L. and Uzawa H. 1958. Studies in Nonlinear Programming. Stanford University Press Stanford Calif.  Arrow K. Huriwicz L. and Uzawa H. 1958. Studies in Nonlinear Programming. Stanford University Press Stanford Calif."},{"key":"e_1_2_1_7_1","first-page":"213","volume-title":"Proceedings of the International Workshop on FPL.","author":"Betz V.","unstructured":"Betz , V. and Rose , J . 1997. VPR: A new packing, placement, and routing tool for FPGA research . In Proceedings of the International Workshop on FPL. pp. 213 -- 222 . Betz, V. and Rose, J. 1997. VPR: A new packing, placement, and routing tool for FPGA research. In Proceedings of the International Workshop on FPL. pp. 213--222."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/0096-3003(86)90095-0"},{"key":"e_1_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Brandt A. and Ron D. 2002. Multigrid solvers and multilevel optimization strategies. Multilevel Optimization and VLSICAD. Kluwer Academic Publishers Boston Mass. Chap. 1.  Brandt A. and Ron D. 2002. Multigrid solvers and multilevel optimization strategies. Multilevel Optimization and VLSICAD. Kluwer Academic Publishers Boston Mass. Chap. 1.","DOI":"10.1007\/978-1-4757-3748-6_1"},{"key":"e_1_2_1_10_1","volume-title":"Proceedings of the International Symposium on Physical Design. 2--8. 10","author":"Brenner U.","unstructured":"Brenner , U. , Pauli , A. , and Vygen , J . 2004. Almost optimum placement legalization by minimum cost flow and dynamic programming . In Proceedings of the International Symposium on Physical Design. 2--8. 10 .1145\/981066.981069 Brenner, U., Pauli, A., and Vygen, J. 2004. Almost optimum placement legalization by minimum cost flow and dynamic programming. In Proceedings of the International Symposium on Physical Design. 2--8. 10.1145\/981066.981069"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.809662"},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the International Symposium on Physical Design. 10","author":"Brenner U.","unstructured":"Brenner , U. and Rohe , A . Apr 2002. An effective congestion-driven placement framework . In Proceedings of the International Symposium on Physical Design. 10 .1145\/505388.505391 Brenner, U. and Rohe, A. Apr 2002. An effective congestion-driven placement framework. In Proceedings of the International Symposium on Physical Design. 10.1145\/505388.505391"},{"key":"e_1_2_1_13_1","first-page":"4","article-title":"Min-Cut Placement","volume":"1","author":"Breuer M.","year":"1977","unstructured":"Breuer , M. 1977 . Min-Cut Placement . J. Design Automat. Fault Tolerant Comput. 1 , 4 (Oct.), 343--362. Breuer, M. 1977. Min-Cut Placement. J. Design Automat. Fault Tolerant Comput. 1, 4 (Oct.), 343--362.","journal-title":"J. Design Automat. Fault Tolerant Comput."},{"key":"e_1_2_1_14_1","volume-title":"A Multigrid Tutorial","author":"Briggs W.","unstructured":"Briggs , W. , Henson , V. , and McCormick , S. 2000. A Multigrid Tutorial , 2 nd ed. SIAM , Philadelphia, Pa . Briggs, W., Henson, V., and McCormick, S. 2000. A Multigrid Tutorial, 2nd ed. SIAM, Philadelphia, Pa.","edition":"2"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the ACM\/IEEE Design Automation Conference. ACM","author":"Burstein M.","unstructured":"Burstein , M. and Youssef , M. N . 1985. Timing influenced layout design . In Proceedings of the ACM\/IEEE Design Automation Conference. ACM , New York, 124--130. Burstein, M. and Youssef, M. N. 1985. Timing influenced layout design. In Proceedings of the ACM\/IEEE Design Automation Conference. ACM, New York, 124--130."},{"key":"e_1_2_1_16_1","unstructured":"Cadence Design Systems Inc. 1999. QPlace version 5.1.55 compiled on 10\/25\/1999. Envisia ultra placer reference.  Cadence Design Systems Inc. 1999. QPlace version 5.1.55 compiled on 10\/25\/1999. Envisia ultra placer reference."},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the Asia South Pacific Design Automation Conference. 10","author":"Caldwell A.","unstructured":"Caldwell , A. , Kahng , A. B. , and Markov , I . 2000a. Improved algorithms for hypergraph partitioning . In Proceedings of the Asia South Pacific Design Automation Conference. 10 .1145\/368434.368864 Caldwell, A., Kahng, A. B., and Markov, I. 2000a. Improved algorithms for hypergraph partitioning. In Proceedings of the Asia South Pacific Design Automation Conference. 10.1145\/368434.368864"},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of the 37th IEEE\/ACM Design Automation Conference. ACM","author":"Caldwell A.","unstructured":"Caldwell , A. , Kahng , A. , and Markov , I . 2000b. Can recursive bisection produce routable placements? In Proceedings of the 37th IEEE\/ACM Design Automation Conference. ACM , New York, 477--482. 10.1145\/337292.337549 Caldwell, A., Kahng, A., and Markov, I. 2000b. Can recursive bisection produce routable placements? In Proceedings of the 37th IEEE\/ACM Design Automation Conference. ACM, New York, 477--482. 10.1145\/337292.337549"},{"key":"e_1_2_1_19_1","doi-asserted-by":"crossref","first-page":"249","DOI":"10.1155\/2000\/15862","article-title":"Iterative partitioning with varying node weights","author":"Caldwell A.","year":"2000","unstructured":"Caldwell , A. , Kahng , A. , and Markov , I. 2000 c. Iterative partitioning with varying node weights . VLSI Design II , 3, 249 -- 258 . Caldwell, A., Kahng, A., and Markov, I. 2000c. Iterative partitioning with varying node weights. VLSI Design II, 3, 249--258.","journal-title":"VLSI Design"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.892854"},{"key":"e_1_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Chan T. Cong J. Kong T. and Shinnerl J. 2003a. Multilevel circuit placement. Multilevel Optimization in VLSICAD. Kluwer Boston Mass. Chap. 4.  Chan T. Cong J. Kong T. and Shinnerl J. 2003a. Multilevel circuit placement. Multilevel Optimization in VLSICAD. Kluwer Boston Mass. Chap. 4.","DOI":"10.1007\/978-1-4757-3748-6"},{"key":"e_1_2_1_22_1","volume-title":"Proceedings of the IEEE International Conference on Computer-Aided Design","author":"Chan T.","unstructured":"Chan , T. , Cong , J. , Kong , T. , and Shinnerl , J . 2000. Multilevel optimization for large-scale circuit placement . In Proceedings of the IEEE International Conference on Computer-Aided Design ( San Jose, Calif.). IEEE Computer Society Press, Los Alamitos, Calif. 171--176. Chan, T., Cong, J., Kong, T., and Shinnerl, J. 2000. Multilevel optimization for large-scale circuit placement. In Proceedings of the IEEE International Conference on Computer-Aided Design (San Jose, Calif.). IEEE Computer Society Press, Los Alamitos, Calif. 171--176."},{"key":"e_1_2_1_23_1","volume-title":"Proceedings of the IEEE International Conference on Computer Aided Design","author":"Chan T.","year":"2003","unstructured":"Chan , T. , Cong , J. , Kong , T. , Shinnerl , J. , and Sze , K . 2003b. An enhanced multilevel algorithm for circuit placement . In Proceedings of the IEEE International Conference on Computer Aided Design ( San Jose, Calif.). IEEE Computer Society Press, Los Alamitos, Calif. 10.1109\/ICCAD. 2003 .30 Chan, T., Cong, J., Kong, T., Shinnerl, J., and Sze, K. 2003b. An enhanced multilevel algorithm for circuit placement. In Proceedings of the IEEE International Conference on Computer Aided Design (San Jose, Calif.). IEEE Computer Society Press, Los Alamitos, Calif. 10.1109\/ICCAD.2003.30"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the International Symposium on Physical Design. 10","author":"Chan T.","unstructured":"Chan , T. , Cong , J. , and Sze , K . 2005. Multilevel generalized force-directed method for circuit placement . In Proceedings of the International Symposium on Physical Design. 10 .1145\/1055137.1055177 Chan, T., Cong, J., and Sze, K. 2005. Multilevel generalized force-directed method for circuit placement. In Proceedings of the International Symposium on Physical Design. 10.1145\/1055137.1055177"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.809661"},{"key":"e_1_2_1_26_1","volume-title":"Proceedings of the Asia South Pacific Design Automation Conference. 621--627","author":"Chang C. C.","year":"1977","unstructured":"Chang , C. C. , Cong , J. , and Xie , M . 2003b. Optimality and scalability study of existing placement algorithms . In Proceedings of the Asia South Pacific Design Automation Conference. 621--627 . 10.1145\/11 1977 2.1119914 Chang, C. C., Cong, J., and Xie, M. 2003b. Optimality and scalability study of existing placement algorithms. In Proceedings of the Asia South Pacific Design Automation Conference. 621--627. 10.1145\/1119772.1119914"},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the Asia-Pacific Conference on Circuits and Systems. 560--563","author":"Chang C.-C.","unstructured":"Chang , C.-C. , Lee , J. , Stabenfeldt , M. , and Tsay , R. S . 1994. A practical all-path timing-driven place and route design system . In Proceedings of the Asia-Pacific Conference on Circuits and Systems. 560--563 . Chang, C.-C., Lee, J., Stabenfeldt, M., and Tsay, R. S. 1994. A practical all-path timing-driven place and route design system. In Proceedings of the Asia-Pacific Conference on Circuits and Systems. 560--563."},{"key":"e_1_2_1_28_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. ACM","author":"Chen C.","unstructured":"Chen , C. , Yang , X. , and Sarrafzadeh , M . 2000. Potential slack: An effective metric of combinational circuit performance . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. ACM , New York, 198--201. Chen, C., Yang, X., and Sarrafzadeh, M. 2000. Potential slack: An effective metric of combinational circuit performance. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. ACM, New York, 198--201."},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the IEEE\/ACM Design Automation Conference, ACM","author":"Chen H.","unstructured":"Chen , H. , Cheng , C.-K. , Chou , N.-C. , Kahng , A. , MacDonald , J. , Suaris , P. , Yao , B. , and Zhu , Z . 2003. An algebraic multigrid solver for analytical placement with layout-based clustering . In Proceedings of the IEEE\/ACM Design Automation Conference, ACM , New York, 794--799. 10.1145\/775832.776034 Chen, H., Cheng, C.-K., Chou, N.-C., Kahng, A., MacDonald, J., Suaris, P., Yao, B., and Zhu, Z. 2003. An algebraic multigrid solver for analytical placement with layout-based clustering. In Proceedings of the IEEE\/ACM Design Automation Conference, ACM, New York, 794--799. 10.1145\/775832.776034"},{"key":"e_1_2_1_30_1","doi-asserted-by":"crossref","DOI":"10.1109\/TCAD.1984.1270078","article-title":"Module placement based on resistive network optimization","author":"Cheng C.","year":"1984","unstructured":"Cheng , C. and Kuh , E. 1984 . Module placement based on resistive network optimization . IEEE Trans. CAD. CAD-3, 3. Cheng, C. and Kuh, E. 1984. Module placement based on resistive network optimization. IEEE Trans. CAD. CAD-3, 3.","journal-title":"IEEE Trans. CAD. CAD-3, 3."},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design, 690--695","author":"Cheng C.-L. E.","year":"1994","unstructured":"Cheng , C.-L. E. 1994 . RISA: Accurate and efficient placement routability modeling . In Proceedings of the International Conference on Computer-Aided Design, 690--695 . Cheng, C.-L. E. 1994. RISA: Accurate and efficient placement routability modeling. In Proceedings of the International Conference on Computer-Aided Design, 690--695."},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of the International Symposium on Physical Design (Apr.). 26--33","author":"Chu C.","unstructured":"Chu , C. and Viswanathan , N . 2004. FastPlace: Efficient analytical placement using cell shifting, iterative local refinement, and a hybrid net model . In Proceedings of the International Symposium on Physical Design (Apr.). 26--33 . 10.1145\/981066.981072 Chu, C. and Viswanathan, N. 2004. FastPlace: Efficient analytical placement using cell shifting, iterative local refinement, and a hybrid net model. In Proceedings of the International Symposium on Physical Design (Apr.). 26--33. 10.1145\/981066.981072"},{"key":"e_1_2_1_33_1","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/5.920581","article-title":"An interconnect-centric design flow for nanometer technologies","volume":"89","author":"Cong J.","year":"2001","unstructured":"Cong , J. 2001 . An interconnect-centric design flow for nanometer technologies . Proc. IEEE 89 , 4 (Apr.), 505--527. Cong, J. 2001. An interconnect-centric design flow for nanometer technologies. Proc. IEEE 89, 4 (Apr.), 505--527.","journal-title":"Proc. IEEE"},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the Asia South Pacific Design Automation Conference (Yokohama Japan). 429--434","author":"Cong J.","unstructured":"Cong , J. and Lim , S . 2000. Edge separability based circuit clustering with application to circuit partitioning . In Proceedings of the Asia South Pacific Design Automation Conference (Yokohama Japan). 429--434 . 10.1145\/368434.368728 Cong, J. and Lim, S. 2000. Edge separability based circuit clustering with application to circuit partitioning. In Proceedings of the Asia South Pacific Design Automation Conference (Yokohama Japan). 429--434. 10.1145\/368434.368728"},{"key":"e_1_2_1_35_1","volume-title":"Proceedings of the Asia Asia South Pacific Design Automation Conference. 10","author":"Cong J.","year":"2072","unstructured":"Cong , J. , Romesis , M. , and Shinnerl , J . 2005a. Fast floorplanning by look-ahead enabled recursive bipartitioning . In Proceedings of the Asia Asia South Pacific Design Automation Conference. 10 .1145\/11 2072 5.1120838 Cong, J., Romesis, M., and Shinnerl, J. 2005a. Fast floorplanning by look-ahead enabled recursive bipartitioning. In Proceedings of the Asia Asia South Pacific Design Automation Conference. 10.1145\/1120725.1120838"},{"key":"e_1_2_1_36_1","volume-title":"Report 040057, Computer Science Dept.","author":"Cong J.","year":"2005","unstructured":"Cong , J. , Romesis , M. , and Shinnerl , J . 2005 b. Robust mixed-size placement by recursive legalized bipartitioning. Report 040057, Computer Science Dept. , University of California, Los Angeles , Calif ., ftp:\/\/ftp.cs.ucla.edu\/tech-report\/2005-reports\/040057.pdf. Cong, J., Romesis, M., and Shinnerl, J. 2005b. Robust mixed-size placement by recursive legalized bipartitioning. Report 040057, Computer Science Dept., University of California, Los Angeles, Calif., ftp:\/\/ftp.cs.ucla.edu\/tech-report\/2005-reports\/040057.pdf."},{"key":"e_1_2_1_37_1","volume-title":"Proceedings of the IEEE International Conference on Computer Aided Design.","author":"Cong J.","year":"2003","unstructured":"Cong , J. , Romesis , M. , and Xie , M . Nov 2003a. Optimality and stability of timing-driven placement algorithms . In Proceedings of the IEEE International Conference on Computer Aided Design. ( San Jose, Calif.). IEEE Computer Society Press, Los Alamitos, Calif. 10.1109\/ICCAD. 2003 .108 Cong, J., Romesis, M., and Xie, M. Nov 2003a. Optimality and stability of timing-driven placement algorithms. In Proceedings of the IEEE International Conference on Computer Aided Design. (San Jose, Calif.). IEEE Computer Society Press, Los Alamitos, Calif. 10.1109\/ICCAD.2003.108"},{"key":"e_1_2_1_38_1","volume-title":"Proceedings of the International Symposium on Physical Design. 88--94","author":"Cong J.","unstructured":"Cong , J. , Romesis , M. , and Xie , M . 2003b. Optimality, scalability and stability study of partitioning and placement algorithms . In Proceedings of the International Symposium on Physical Design. 88--94 . 10.1145\/640000.640021 Cong, J., Romesis, M., and Xie, M. 2003b. Optimality, scalability and stability study of partitioning and placement algorithms. In Proceedings of the International Symposium on Physical Design. 88--94. 10.1145\/640000.640021"},{"key":"e_1_2_1_39_1","unstructured":"Cong J. Romesis M. and Xie M. 2004. UCLA Optimality Study Project. http:\/\/cadlab.cs.ucla.edu\/~pubbench.  Cong J. Romesis M. and Xie M. 2004. UCLA Optimality Study Project. http:\/\/cadlab.cs.ucla.edu\/~pubbench."},{"key":"e_1_2_1_40_1","article-title":"A procedure for placement of standard-cell VLSI circuits","volume":"1","author":"Dunlop A.","year":"1985","unstructured":"Dunlop , A. and Kernighan , B. 1985 . A procedure for placement of standard-cell VLSI circuits . IEEE Trans. CAD. CAD-4 , 1 ( Jan. ). Dunlop, A. and Kernighan, B. 1985. A procedure for placement of standard-cell VLSI circuits. IEEE Trans. CAD. CAD-4, 1 (Jan.).","journal-title":"IEEE Trans. CAD. CAD-4"},{"key":"e_1_2_1_41_1","volume-title":"Proceedings of the ACM\/IEEE Design Automation Conference. ACM","author":"Dunlop A. E.","unstructured":"Dunlop , A. E. , Agrawal , V. D. , Deutsch , D. N. , Jukl , M. F. , Kozak , P. , and Wiesel , M . 1984. Chip layout optimization using critical path weighting . In Proceedings of the ACM\/IEEE Design Automation Conference. ACM , New York, 133--136. Dunlop, A. E., Agrawal, V. D., Deutsch, D. N., Jukl, M. F., Kozak, P., and Wiesel, M. 1984. Chip layout optimization using critical path weighting. In Proceedings of the ACM\/IEEE Design Automation Conference. ACM, New York, 133--136."},{"key":"e_1_2_1_42_1","volume-title":"Proceedings of the 35th ACM\/IEEE Design Automation Conference. ACM","author":"Eisenmann H.","unstructured":"Eisenmann , H. and Johannes , F . 1998. Generic global placement and floorplanning . In Proceedings of the 35th ACM\/IEEE Design Automation Conference. ACM , New York, 269--274. 10.1145\/277044.277119 Eisenmann, H. and Johannes, F. 1998. Generic global placement and floorplanning. In Proceedings of the 35th ACM\/IEEE Design Automation Conference. ACM, New York, 269--274. 10.1145\/277044.277119"},{"key":"e_1_2_1_43_1","volume-title":"Partial Diferential Equations","author":"Evans L. C.","unstructured":"Evans , L. C. 2002. Partial Diferential Equations . American Mathematical Society , Providence, R. I. Evans, L. C. 2002. Partial Diferential Equations. American Mathematical Society, Providence, R. I."},{"key":"e_1_2_1_44_1","volume-title":"Proceedings of the Design Automation Conference, ACM","author":"Fiduccia C. M.","unstructured":"Fiduccia , C. M. and Mattheyses , R. M . 1982. A linear-time heuristic for improving network partitions . In Proceedings of the Design Automation Conference, ACM , New York, 175--181. Fiduccia, C. M. and Mattheyses, R. M. 1982. A linear-time heuristic for improving network partitions. In Proceedings of the Design Automation Conference, ACM, New York, 175--181."},{"key":"e_1_2_1_45_1","volume-title":"IEEE\/ACM International Conference on Computer-Aided Design. ACM","author":"Gao T.","unstructured":"Gao , T. , Vaidya , P. M. , and Liu , C. L . 1991. A new performance driven placement algorithm . In IEEE\/ACM International Conference on Computer-Aided Design. ACM , New York, 44--47. Gao, T., Vaidya, P. M., and Liu, C. L. 1991. A new performance driven placement algorithm. In IEEE\/ACM International Conference on Computer-Aided Design. ACM, New York, 44--47."},{"key":"e_1_2_1_46_1","volume-title":"Matrix Computations","author":"Golub G.","unstructured":"Golub , G. and Van Loan , C. 1989. Matrix Computations , 2 nd ed. The Johns Hopkins University Press , Baltimore, Md . Golub, G. and Van Loan, C. 1989. Matrix Computations, 2nd ed. The Johns Hopkins University Press, Baltimore, Md.","edition":"2"},{"key":"e_1_2_1_47_1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TCS.1981.1084903","article-title":"An efficient algorithm for the two-dimensional placement problem in electrical circuit layout","volume":"28","author":"Goto S.","year":"1981","unstructured":"Goto , S. 1981 . An efficient algorithm for the two-dimensional placement problem in electrical circuit layout . IEEE Trans. Circuits and Systems 28 , 1 (Jan.), 12--18. Goto, S. 1981. An efficient algorithm for the two-dimensional placement problem in electrical circuit layout. IEEE Trans. Circuits and Systems 28, 1 (Jan.), 12--18.","journal-title":"IEEE Trans. Circuits and Systems"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.662682"},{"key":"e_1_2_1_49_1","volume-title":"Proceedings of the Design Automation Conference. ACM","author":"Hagen L. W.","unstructured":"Hagen , L. W. , Huang , D. J.-H. , and Kahng , A. B . 1995. Quantified suboptimality of VLSI layout heuristics . In Proceedings of the Design Automation Conference. ACM , New York, 216--221. 10.1145\/217474.217532 Hagen, L. W., Huang, D. J.-H., and Kahng, A. B. 1995. Quantified suboptimality of VLSI layout heuristics. In Proceedings of the Design Automation Conference. ACM, New York, 216--221. 10.1145\/217474.217532"},{"key":"e_1_2_1_50_1","volume-title":"Proceedings of the ACM\/IEEE Design Automation Conference. ACM","author":"Halpin B.","unstructured":"Halpin , B. , Chen , C. , and Sehgal , N . 2001. Timing driven placement using physical net constraints . In Proceedings of the ACM\/IEEE Design Automation Conference. ACM , New York, 780--783. 10.1145\/378239.379065 Halpin, B., Chen, C., and Sehgal, N. 2001. Timing driven placement using physical net constraints. In Proceedings of the ACM\/IEEE Design Automation Conference. ACM, New York, 780--783. 10.1145\/378239.379065"},{"key":"e_1_2_1_51_1","volume-title":"Proceedings of the ACM\/IEEE Design Automation Conference. ACM","author":"Hamada T.","unstructured":"Hamada , T. , Cheng , C. K. , and Chau , P. M . 1993. Prime: A timing-driven placement tool using a piecewise linear resistive network approach . In Proceedings of the ACM\/IEEE Design Automation Conference. ACM , New York, 531--536. 10.1145\/157485.165015 Hamada, T., Cheng, C. K., and Chau, P. M. 1993. Prime: A timing-driven placement tool using a piecewise linear resistive network approach. In Proceedings of the ACM\/IEEE Design Automation Conference. ACM, New York, 531--536. 10.1145\/157485.165015"},{"key":"e_1_2_1_52_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, ACM","author":"Hauge P. S.","unstructured":"Hauge , P. S. , Nair , R. , and Yoffa , E. J . 1987. Circuit placement for predictable performance . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, ACM , New York, 88--91. Hauge, P. S., Nair, R., and Yoffa, E. J. 1987. Circuit placement for predictable performance. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, ACM, New York, 88--91."},{"key":"e_1_2_1_53_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design. 739--745","author":"Hu B.","unstructured":"Hu , B. and Marek-Sadowska , M . 2002. Congestion minimization during placement without estimation . In Proceedings of the International Conference on Computer-Aided Design. 739--745 . 10.1145\/774572.774681 Hu, B. and Marek-Sadowska, M. 2002. Congestion minimization during placement without estimation. In Proceedings of the International Conference on Computer-Aided Design. 739--745. 10.1145\/774572.774681"},{"key":"e_1_2_1_54_1","volume-title":"Proceedings of the Design Automation Conference. 10","author":"Hu B.","unstructured":"Hu , B. and Marek-Sadowska , M . 2003. Wire length prediction based clustering and its application in placement . In Proceedings of the Design Automation Conference. 10 .1145\/775832.776035 Hu, B. and Marek-Sadowska, M. 2003. Wire length prediction based clustering and its application in placement. In Proceedings of the Design Automation Conference. 10.1145\/775832.776035"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825868"},{"key":"e_1_2_1_56_1","volume-title":"Mongrel: Hybrid techniques for standard-cell placement. In Proceedings of the IEEE International Conference on Computer-Aided Design (San Jose, Calif., Nov.)","author":"Hur S.-W.","year":"2000","unstructured":"Hur , S.-W. and Lillis , J . 2000 . Mongrel: Hybrid techniques for standard-cell placement. In Proceedings of the IEEE International Conference on Computer-Aided Design (San Jose, Calif., Nov.) . IEEE Computer Society Press , Los Alamitos , Calif., 165--170. Hur, S.-W. and Lillis, J. 2000. Mongrel: Hybrid techniques for standard-cell placement. In Proceedings of the IEEE International Conference on Computer-Aided Design (San Jose, Calif., Nov.). IEEE Computer Society Press, Los Alamitos, Calif., 165--170."},{"key":"e_1_2_1_57_1","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference. ACM","author":"Jackson M.","unstructured":"Jackson , M. and Kuh , E. S . 1989. Performance-driven placement of cell based IC's . In Proceedings of ACM\/IEEE Design Automation Conference. ACM , New York, 370--375. 10.1145\/74382.74444 Jackson, M. and Kuh, E. S. 1989. Performance-driven placement of cell based IC's. In Proceedings of ACM\/IEEE Design Automation Conference. ACM, New York, 370--375. 10.1145\/74382.74444"},{"key":"e_1_2_1_58_1","volume-title":"Proceedings of ACM\/IEEE Design Automation Conference. ACM","author":"Kahng A.","unstructured":"Kahng , A. and Reda , S . 2004. Placement feedback: A concept and method for better min-cut placements . In Proceedings of ACM\/IEEE Design Automation Conference. ACM , New York, 357--362. 10.1145\/996566.996670 Kahng, A. and Reda, S. 2004. Placement feedback: A concept and method for better min-cut placements. In Proceedings of ACM\/IEEE Design Automation Conference. ACM, New York, 357--362. 10.1145\/996566.996670"},{"key":"e_1_2_1_59_1","volume-title":"Proceedings of the International Symposium on Physical Design. 18--25","author":"Kahng A.","unstructured":"Kahng , A. and Wang , Q . 2004. Implementation and extensibility of an analytic placer . In Proceedings of the International Symposium on Physical Design. 18--25 . 10.1145\/981066.981071 Kahng, A. and Wang, Q. 2004. Implementation and extensibility of an analytic placer. In Proceedings of the International Symposium on Physical Design. 18--25. 10.1145\/981066.981071"},{"key":"e_1_2_1_61_1","volume-title":"Multilevel hypergraph partitioning","author":"Karypis G.","unstructured":"Karypis , G. 2003. Multilevel hypergraph partitioning . Multilevel Optimization and VLSICAD. Kluwer Academic Publishers, Boston , Mass ., Chap. 3. Karypis, G. 2003. Multilevel hypergraph partitioning. Multilevel Optimization and VLSICAD. Kluwer Academic Publishers, Boston, Mass., Chap. 3."},{"key":"e_1_2_1_62_1","volume-title":"Proceedings of the International Symposium on Physical Design. 10","author":"Khatkhate A.","unstructured":"Khatkhate , A. , Li , C. , Agnihotri , A. R. , Ono , S. , Yildiz , M. C. , Koh , C.-K. , and Madden , P. H . 2004. Recursive bisection based mixed block placement . In Proceedings of the International Symposium on Physical Design. 10 .1145\/981066.981084 Khatkhate, A., Li, C., Agnihotri, A. R., Ono, S., Yildiz, M. C., Koh, C.-K., and Madden, P. H. 2004. Recursive bisection based mixed block placement. In Proceedings of the International Symposium on Physical Design. 10.1145\/981066.981084"},{"key":"e_1_2_1_63_1","doi-asserted-by":"crossref","DOI":"10.1109\/43.67789","article-title":"Gordian: VLSI placement by quadratic programming and slicing optimization","author":"Kleinhans J.","year":"1991","unstructured":"Kleinhans , J. , Sigl , G. , Johannes , F. , and Antreich , K. 1991 . Gordian: VLSI placement by quadratic programming and slicing optimization . IEEE Trans. CAD CAD-10, 356--365. Kleinhans, J., Sigl, G., Johannes, F., and Antreich, K. 1991. Gordian: VLSI placement by quadratic programming and slicing optimization. IEEE Trans. CAD CAD-10, 356--365.","journal-title":"IEEE Trans. CAD CAD-10, 356--365."},{"key":"e_1_2_1_64_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. ACM","author":"Kong T.","year":"2002","unstructured":"Kong , T. 2002 . A novel net weighting algorithm for timing-driven placement . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. ACM , New York, 172--176. 10.1145\/774572.774597 Kong, T. 2002. A novel net weighting algorithm for timing-driven placement. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. ACM, New York, 172--176. 10.1145\/774572.774597"},{"key":"e_1_2_1_66_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design. 394--401","author":"Li C.","year":"2004","unstructured":"Li , C. , Xie , M. , Koh , C. , Cong , J. , and Madden , P . 2004. Routability-driven placement and white space allocation . In Proceedings of the International Conference on Computer-Aided Design. 394--401 . 10.1109\/ICCAD. 2004 .1382607 Li, C., Xie, M., Koh, C., Cong, J., and Madden, P. 2004. Routability-driven placement and white space allocation. In Proceedings of the International Conference on Computer-Aided Design. 394--401. 10.1109\/ICCAD.2004.1382607"},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.974135"},{"key":"e_1_2_1_68_1","volume-title":"Proceedings of the ACM\/IEEE Design Automation Conference. ACM","author":"Luk W. K.","year":"1991","unstructured":"Luk , W. K. 1991 . A fast physical constraint generator for timing driven layout . In Proceedings of the ACM\/IEEE Design Automation Conference. ACM , New York, 626--631. 10.1145\/127601.114161 Luk, W. K. 1991. A fast physical constraint generator for timing driven layout. In Proceedings of the ACM\/IEEE Design Automation Conference. ACM, New York, 626--631. 10.1145\/127601.114161"},{"key":"e_1_2_1_69_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. ACM, New York 94--97","author":"Marek-Sadowska M.","unstructured":"Marek-Sadowska , M. and Lin , S. P . 1989. Timing driven placement . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. ACM, New York 94--97 . Marek-Sadowska, M. and Lin, S. P. 1989. Timing driven placement. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. ACM, New York 94--97."},{"key":"e_1_2_1_70_1","volume-title":"Proceedings of the ACM Symposium on FPGAs. ACM","author":"Marquardt A.","unstructured":"Marquardt , A. , Betz , V. , and Rose , J . 2000. Timing-driven placement for FPGAs . In Proceedings of the ACM Symposium on FPGAs. ACM , New York, 203--213. 10.1145\/329166.329208 Marquardt, A., Betz, V., and Rose, J. 2000. Timing-driven placement for FPGAs. In Proceedings of the ACM Symposium on FPGAs. ACM, New York, 203--213. 10.1145\/329166.329208"},{"key":"e_1_2_1_71_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design. 332--335","author":"Mayrhofer S.","unstructured":"Mayrhofer , S. and Lauther , U . 1990. Congestion-driven placement using a new multi-partitioning heuristic . In Proceedings of the International Conference on Computer-Aided Design. 332--335 . Mayrhofer, S. and Lauther, U. 1990. Congestion-driven placement using a new multi-partitioning heuristic. In Proceedings of the International Conference on Computer-Aided Design. 332--335."},{"key":"e_1_2_1_72_1","unstructured":"Morton K. W. and Mayers D. F. 1994. Numerical Solution of Partial Differential Equations. Cambridge University Press.   Morton K. W. and Mayers D. F. 1994. Numerical Solution of Partial Differential Equations. Cambridge University Press."},{"key":"e_1_2_1_73_1","doi-asserted-by":"crossref","first-page":"860","DOI":"10.1109\/43.31546","article-title":"Generation of performance constraints for layout","volume":"8","author":"Nair R.","year":"1989","unstructured":"Nair , R. , Berman , C. L. , Hauge , P. , and Yoffa , E. J. 1989 . Generation of performance constraints for layout . IEEE Trans. CAD Integ. Circ. Syst. 8 , 8, 860 -- 874 . Nair, R., Berman, C. L., Hauge, P., and Yoffa, E. J. 1989. Generation of performance constraints for layout. IEEE Trans. CAD Integ. Circ. Syst. 8, 8, 860--874.","journal-title":"IEEE Trans. CAD Integ. Circ. Syst."},{"key":"e_1_2_1_74_1","unstructured":"Naylor W. C. Donelly R. and Sha L. 2001. Nonlinear optimization system and method for wire length and delay optimization for an automatic electric circuit placer.  Naylor W. C. Donelly R. and Sha L. 2001. Nonlinear optimization system and method for wire length and delay optimization for an automatic electric circuit placer."},{"key":"e_1_2_1_75_1","volume-title":"Proceedings of the Asia South Pacific Design Automation Conference. 10","author":"Ono S.","year":"2072","unstructured":"Ono , S. and Madden , P . 2005. On structure and suboptimality in placement . In Proceedings of the Asia South Pacific Design Automation Conference. 10 .1145\/11 2072 5.1120864 Ono, S. and Madden, P. 2005. On structure and suboptimality in placement. In Proceedings of the Asia South Pacific Design Automation Conference. 10.1145\/1120725.1120864"},{"key":"e_1_2_1_76_1","volume-title":"Proceedings of the Design Automation Conference. 275--278","author":"Parakh P. N.","unstructured":"Parakh , P. N. , Brown , R. B. , and Sakallah , K. A . 1998. Congestion driven quadratic placement . In Proceedings of the Design Automation Conference. 275--278 . 10.1145\/277044.277121 Parakh, P. N., Brown, R. B., and Sakallah, K. A. 1998. Congestion driven quadratic placement. In Proceedings of the Design Automation Conference. 275--278. 10.1145\/277044.277121"},{"key":"e_1_2_1_77_1","article-title":"A force-directed component placement procedure for printed circuit boards","author":"Quinn N.","year":"1979","unstructured":"Quinn , N. and Breuer , M. 1979 . A force-directed component placement procedure for printed circuit boards . IEEE Trans. Circ Syst CAS CAS-26, 377--388. Quinn, N. and Breuer, M. 1979. A force-directed component placement procedure for printed circuit boards. IEEE Trans. Circ Syst CAS CAS-26, 377--388.","journal-title":"IEEE Trans. Circ Syst CAS CAS-26, 377--388."},{"key":"e_1_2_1_78_1","volume-title":"Proceedings of the Asia South Pacific Design Automation Conference. (Jan.). 10","author":"Ramachandaran P.","year":"2072","unstructured":"Ramachandaran , P. , Ono , S. , Agnihotri , A. , Damodara , P. , Srihari , H. , and Madden , P . 2005. Optimal placement by branch-and-price . In Proceedings of the Asia South Pacific Design Automation Conference. (Jan.). 10 .1145\/11 2072 5.1120865 Ramachandaran, P., Ono, S., Agnihotri, A., Damodara, P., Srihari, H., and Madden, P. 2005. Optimal placement by branch-and-price. In Proceedings of the Asia South Pacific Design Automation Conference. (Jan.). 10.1145\/1120725.1120865"},{"key":"e_1_2_1_79_1","volume-title":"Proceedings of the International Symposium on Physical Design. 10--17","author":"Ren H.","unstructured":"Ren , H. , Pan , D. , and Kung , D . 2004. Sensitivity guided net weighting for placement driven synthesis . In Proceedings of the International Symposium on Physical Design. 10--17 . 10.1145\/981066.981070 Ren, H., Pan, D., and Kung, D. 2004. Sensitivity guided net weighting for placement driven synthesis. In Proceedings of the International Symposium on Physical Design. 10--17. 10.1145\/981066.981070"},{"key":"e_1_2_1_80_1","volume-title":"Iterative Methods for Sparse Linear Systems","author":"Saad Y.","unstructured":"Saad , Y. 1996. Iterative Methods for Sparse Linear Systems . PWS publishing, Pacific Grove, Calif . Saad, Y. 1996. Iterative Methods for Sparse Linear Systems. PWS publishing, Pacific Grove, Calif."},{"key":"e_1_2_1_81_1","volume-title":"FPGA '99, ACM Symposium on FPGAs. ACM","author":"Sankar Y.","unstructured":"Sankar , Y. and Rose , J . 1999. Trading quality for compile time: Ultra-fast placement for FPGAs . In FPGA '99, ACM Symposium on FPGAs. ACM , New York, 157--166. 10.1145\/296399.296449 Sankar, Y. and Rose, J. 1999. Trading quality for compile time: Ultra-fast placement for FPGAs. In FPGA '99, ACM Symposium on FPGAs. ACM, New York, 157--166. 10.1145\/296399.296449"},{"key":"e_1_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.663823"},{"key":"e_1_2_1_83_1","volume-title":"Proceedings of the ACM\/IEEE Design Automation Conference. ACM","author":"Sarrafzadeh M.","unstructured":"Sarrafzadeh , M. , Knol , D. A. , and Tellez , G. E . 1997b. Unification of budgeting and placement . In Proceedings of the ACM\/IEEE Design Automation Conference. ACM , New York, 758--761. 10.1145\/266021.266364 Sarrafzadeh, M., Knol, D. A., and Tellez, G. E. 1997b. Unification of budgeting and placement. In Proceedings of the ACM\/IEEE Design Automation Conference. ACM, New York, 758--761. 10.1145\/266021.266364"},{"key":"e_1_2_1_84_1","doi-asserted-by":"crossref","unstructured":"Sarrafzadeh M. Wang M. and Yang X. 2002. Modern Placement Techniques. Kluwer Boston Mass.  Sarrafzadeh M. Wang M. and Yang X. 2002. Modern Placement Techniques. Kluwer Boston Mass.","DOI":"10.1007\/978-1-4757-3781-3"},{"key":"e_1_2_1_85_1","volume-title":"Proceedings of the ACM Symposium on FPGAs. ACM","author":"Senn M.","unstructured":"Senn , M. , Seidl , U. , and Johannes , F . 2002. High quality deterministic timing driven FPGA placement . In Proceedings of the ACM Symposium on FPGAs. ACM , New York. Senn, M., Seidl, U., and Johannes, F. 2002. High quality deterministic timing driven FPGA placement. In Proceedings of the ACM Symposium on FPGAs. ACM, New York."},{"key":"e_1_2_1_86_1","volume-title":"Proceedings of the 28th ACM\/IEEE Design Automation Conference. ACM","author":"Sigl G.","unstructured":"Sigl , G. , Doll , K. , and Johannes , F . 1991. Analytical placement: A linear or a quadratic objective function? In Proceedings of the 28th ACM\/IEEE Design Automation Conference. ACM , New York, 427--432. 10.1145\/127601.127707 Sigl, G., Doll, K., and Johannes, F. 1991. Analytical placement: A linear or a quadratic objective function? In Proceedings of the 28th ACM\/IEEE Design Automation Conference. ACM, New York, 427--432. 10.1145\/127601.127707"},{"key":"e_1_2_1_87_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. ACM","author":"Srinivasan A.","unstructured":"Srinivasan , A. , Chaudhary , K. , and Kuh , E. S . 1991. RITUAL: A performance driven placement for small-cell ICs . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. ACM , New York, 48--51. Srinivasan, A., Chaudhary, K., and Kuh, E. S. 1991. RITUAL: A performance driven placement for small-cell ICs. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. ACM, New York, 48--51."},{"key":"e_1_2_1_88_1","volume-title":"Proceedings of the ACM\/IEEE Design Automation Conference. ACM","author":"Swartz W.","unstructured":"Swartz , W. and Sechen , C . 1995. Timing-driven placement for large standard cell circuits . In Proceedings of the ACM\/IEEE Design Automation Conference. ACM , New York, 211--215. 10.1145\/217474.217531 Swartz, W. and Sechen, C. 1995. Timing-driven placement for large standard cell circuits. In Proceedings of the ACM\/IEEE Design Automation Conference. ACM, New York, 211--215. 10.1145\/217474.217531"},{"key":"e_1_2_1_89_1","volume-title":"Proceedings of the International Symposium on Circuits and Systems. 504--507","author":"Tellez G. E.","unstructured":"Tellez , G. E. , Knol , D. A. , and Sarrafzadeh , M . 1996. A performance-driven placement technique based on a new net budgeting criterion . In Proceedings of the International Symposium on Circuits and Systems. 504--507 . Tellez, G. E., Knol, D. A., and Sarrafzadeh, M. 1996. A performance-driven placement technique based on a new net budgeting criterion. In Proceedings of the International Symposium on Circuits and Systems. 504--507."},{"key":"e_1_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.9271"},{"key":"e_1_2_1_91_1","volume-title":"Proceedings of the ACM\/IEEE Design Automation Conference. ACM","author":"Tsay R. S.","unstructured":"Tsay , R. S. and Koehl , J . 1991. An analytic net weighting approach for performance optimization in circuit placement . In Proceedings of the ACM\/IEEE Design Automation Conference. ACM , New York, 620--625. 10.1145\/127601.122882 Tsay, R. S. and Koehl, J. 1991. An analytic net weighting approach for performance optimization in circuit placement. In Proceedings of the ACM\/IEEE Design Automation Conference. ACM, New York, 620--625. 10.1145\/127601.122882"},{"key":"e_1_2_1_92_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design. 573--580","author":"Vorwerk K.","year":"2004","unstructured":"Vorwerk , K. , Kennings , A. , and Vannelli , A . 2004. Engineering details of a stable force-directed placer . In Proceedings of the International Conference on Computer-Aided Design. 573--580 . 10.1109\/ICCAD. 2004 .1382642 Vorwerk, K., Kennings, A., and Vannelli, A. 2004. Engineering details of a stable force-directed placer. In Proceedings of the International Conference on Computer-Aided Design. 573--580. 10.1109\/ICCAD.2004.1382642"},{"key":"e_1_2_1_93_1","volume-title":"Proceedings of the 34th ACM\/IEEE Design Automation Conference. ACM","author":"Vygen J.","year":"1997","unstructured":"Vygen , J. 1997 . Algorithms for large-scale flat placement . In Proceedings of the 34th ACM\/IEEE Design Automation Conference. ACM , New York, 746--751. 10.1145\/266021.266360 Vygen, J. 1997. Algorithms for large-scale flat placement. In Proceedings of the 34th ACM\/IEEE Design Automation Conference. ACM, New York, 746--751. 10.1145\/266021.266360"},{"key":"e_1_2_1_94_1","volume-title":"Four-way partitioning of two-dimensional sets. Report 00900-OR","author":"Vygen J.","unstructured":"Vygen , J. 2000. Four-way partitioning of two-dimensional sets. Report 00900-OR , Research Institute for Discrete Mathematics , University of Bonn, Bonn, Germany. Vygen, J. 2000. Four-way partitioning of two-dimensional sets. Report 00900-OR, Research Institute for Discrete Mathematics, University of Bonn, Bonn, Germany."},{"key":"e_1_2_1_95_1","volume-title":"Proceedings of the Great Lakes Symposium on VLSI. To appear. 10","author":"Wang Q.","unstructured":"Wang , Q. , Jariwala , D. , and Lillis , J . 2005. A study of tighter lower bounds in LP relaxation-based placement . In Proceedings of the Great Lakes Symposium on VLSI. To appear. 10 .1145\/1057661.1057780 Wang, Q., Jariwala, D., and Lillis, J. 2005. A study of tighter lower bounds in LP relaxation-based placement. In Proceedings of the Great Lakes Symposium on VLSI. To appear. 10.1145\/1057661.1057780"},{"key":"e_1_2_1_96_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, ACM","author":"Wang M.","unstructured":"Wang , M. , Yang , X. , and Sarrafzadeh , M . 2000. Dragon2000: Standard-cell placement tool for large circuits . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, ACM , New York, 260--263. Wang, M., Yang, X., and Sarrafzadeh, M. 2000. Dragon2000: Standard-cell placement tool for large circuits. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, ACM, New York, 260--263."},{"key":"e_1_2_1_97_1","volume-title":"Proceedings of the International Symposium on Physical Design. 204--209","author":"Westra J.","unstructured":"Westra , J. , Bartels , C. , and Groeneveld , P . 2004. Probabilistic congestion prediction . In Proceedings of the International Symposium on Physical Design. 204--209 . 10.1145\/981066.981110 Westra, J., Bartels, C., and Groeneveld, P. 2004. Probabilistic congestion prediction. In Proceedings of the International Symposium on Physical Design. 204--209. 10.1145\/981066.981110"},{"key":"e_1_2_1_98_1","volume-title":"Proceedings of the Design Automation Conference. 351--356","author":"Xiu Z.","unstructured":"Xiu , Z. , Ma , J. , Fowler , S. , and Rutenbar , R . 2004. Large-scale placement by grid warping . In Proceedings of the Design Automation Conference. 351--356 . 10.1145\/996566.996669 Xiu, Z., Ma, J., Fowler, S., and Rutenbar, R. 2004. Large-scale placement by grid warping. In Proceedings of the Design Automation Conference. 351--356. 10.1145\/996566.996669"},{"key":"e_1_2_1_99_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. ACM","author":"Yang X.","unstructured":"Yang , X. , Choi , B. , and Sarrafzadeh , M . 2002a. Timing-driven placement using design hierarchy guided constraint generation . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. ACM , New York, 177--180. 10.1145\/774572.774598 Yang, X., Choi, B., and Sarrafzadeh, M. 2002a. Timing-driven placement using design hierarchy guided constraint generation. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. ACM, New York, 177--180. 10.1145\/774572.774598"},{"key":"e_1_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.809660"},{"key":"e_1_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.974139"},{"key":"e_1_2_1_102_1","volume-title":"Proceedings of the 11th Great-Lakes Symposium on VLSI. 68--72","author":"Yildiz M.","unstructured":"Yildiz , M. and Madden , P . 2001a. Global objectives for standard cell placement . In Proceedings of the 11th Great-Lakes Symposium on VLSI. 68--72 . 10.1145\/368122.368801 Yildiz, M. and Madden, P. 2001a. Global objectives for standard cell placement. In Proceedings of the 11th Great-Lakes Symposium on VLSI. 68--72. 10.1145\/368122.368801"},{"key":"e_1_2_1_103_1","volume-title":"Proceedings of the Design Automation Conference. 776--779","author":"Yildiz M.","unstructured":"Yildiz , M. and Madden , P . 2001b. Improved cut sequences for partitioning-based placement . In Proceedings of the Design Automation Conference. 776--779 . 10.1145\/378239.379064 Yildiz, M. and Madden, P. 2001b. Improved cut sequences for partitioning-based placement. In Proceedings of the Design Automation Conference. 776--779. 10.1145\/378239.379064"},{"key":"e_1_2_1_104_1","doi-asserted-by":"crossref","first-page":"815","DOI":"10.1109\/82.204129","article-title":"Bounds on net delays","volume":"39","author":"Youssef H.","year":"1992","unstructured":"Youssef , H. , Lin , R. B. , and Shragowitz , S. 1992 . Bounds on net delays . IEEE Trans. Circ. Syst. 39 , 11, 815 -- 824 . Youssef, H., Lin, R. B., and Shragowitz, S. 1992. Bounds on net delays. IEEE Trans. Circ. Syst. 39, 11, 815--824.","journal-title":"IEEE Trans. Circ. Syst."},{"key":"e_1_2_1_105_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. ACM","author":"Youssef H.","unstructured":"Youssef , H. and Shragowitz , E . 1990. Timing constraints for correct performance . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. ACM , New York, 24--27. Youssef, H. and Shragowitz, E. 1990. Timing constraints for correct performance. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. ACM, New York, 24--27."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1059876.1059886","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1059876.1059886","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:46Z","timestamp":1750264306000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1059876.1059886"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4]]},"references-count":103,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2005,4]]}},"alternative-id":["10.1145\/1059876.1059886"],"URL":"https:\/\/doi.org\/10.1145\/1059876.1059886","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2005,4]]},"assertion":[{"value":"2005-04-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}