{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T11:44:43Z","timestamp":1725795883019},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,5,4]]},"DOI":"10.1145\/1062261.1062289","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"152-160","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Skewed caches from a low-power perspective"],"prefix":"10.1145","author":[{"given":"Mathias","family":"Spjuth","sequence":"first","affiliation":[{"name":"Uppsala University, Uppsala, Sweden"}]},{"given":"Martin","family":"Karlsson","sequence":"additional","affiliation":[{"name":"Uppsala University, Uppsala, Sweden"}]},{"given":"Erik","family":"Hagersten","sequence":"additional","affiliation":[{"name":"Uppsala University, Uppsala, Sweden"}]}],"member":"320","published-online":{"date-parts":[[2005,5,4]]},"reference":[{"key":"e_1_3_2_1_1_1","article-title":"Pours on the Cores.","author":"Niagara Sun's","year":"2004","journal-title":"Microprocessor Report Newsletter"},{"volume-title":"Power Efficient Data Cache Designs.In Proceedings of the 21st International Conference in Computer Design","year":"2003","author":"Abella J.","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165153"},{"first-page":"248","volume-title":"Albonesi. Selective Cache Ways: On-Demand Cache Resource Allocation. In International Symposium on Microarchitecture","author":"David","key":"e_1_3_2_1_4_1"},{"volume-title":"Reactive-Associative Caches. In Proceedings of the International Conference on Parallel Architectures and Compilation techniques","year":"2001","author":"Bannon B.","key":"e_1_3_2_1_5_1"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313856"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.589219"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566471"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/224170.224397"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545232"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"R. Heald K. Shin V. Reddy I.-F. Kao M. Khan W. L. Lynch G. Lauterbach and J. Petolino. 64kB Sum-Addressed-Memory Cache with 1.6ns Cycle and 2.6ns Latency.IEEE Journal of Solid-State Circuits 33 page 1682--1689 1998.  R. Heald K. Shin V. Reddy I.-F. Kao M. Khan W. L. Lynch G. Lauterbach and J. Petolino. 64kB Sum-Addressed-Memory Cache with 1.6ns Cycle and 2.6ns Latency.IEEE Journal of Solid-State Circuits 33 page 1682--1689 1998.","DOI":"10.1109\/4.726558"},{"volume-title":"Berkeley","year":"1987","author":"Hill M. D.","key":"e_1_3_2_1_13_1"},{"volume-title":"Microprocessors and Microsystems","year":"2001","author":"Jalminger J.","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.752660"},{"volume-title":"Proceedings of the Workshop on Memory Performance Issues","year":"2001","author":"Karlsson M.","key":"e_1_3_2_1_16_1"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822811"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379268"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10015"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266818"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279367"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564007"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165152"},{"volume-title":"IRISA-INRIA","year":"1997","author":"Seznec A.","key":"e_1_3_2_1_26_1"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/646422.691939"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"volume-title":"Parallel Computing (PARCO)","year":"2003","author":"Vandierendonck Hans","key":"e_1_3_2_1_30_1"},{"key":"e_1_3_2_1_31_1","unstructured":"N. H. E. Weste and K. Eshraghian. Principles of CMOS VLSI Design. Addison-Wesley second edition 1993.   N. H. E. Weste and K. Eshraghian. Principles of CMOS VLSI Design. Addison-Wesley second edition 1993."},{"key":"e_1_3_2_1_32_1","unstructured":"S. Wilton and N. Jouppi. An enhanced access and cycle time model for on-chip caches 1994.  S. Wilton and N. Jouppi. An enhanced access and cycle time model for on-chip caches 1994."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876437"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"volume-title":"Zhang and Krste Asanovic. Highly-Associative Caches for Low-Power Processors. In Proceedings of Kool Chips Workshop held in conjunction with International Symposium on Microarchitecture (MICRO-33)","year":"2000","author":"Michael","key":"e_1_3_2_1_35_1"}],"event":{"name":"CF05: Computing Frontiers Conference","sponsor":["ACM Association for Computing Machinery","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Ischia Italy","acronym":"CF05"},"container-title":["Proceedings of the 2nd conference on Computing frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1062261.1062289","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T04:08:13Z","timestamp":1673410093000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1062261.1062289"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,5,4]]},"references-count":34,"alternative-id":["10.1145\/1062261.1062289","10.1145\/1062261"],"URL":"https:\/\/doi.org\/10.1145\/1062261.1062289","relation":{},"subject":[],"published":{"date-parts":[[2005,5,4]]},"assertion":[{"value":"2005-05-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}