{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T13:51:10Z","timestamp":1742392270935},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2005,5,4]]},"DOI":"10.1145\/1062261.1062295","type":"proceedings-article","created":{"date-parts":[[2005,8,3]],"date-time":"2005-08-03T08:31:47Z","timestamp":1123057907000},"page":"199-210","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":48,"title":["Scheduling for heterogeneous processors in server systems"],"prefix":"10.1145","author":[{"given":"Soraya","family":"Ghiasi","sequence":"first","affiliation":[{"name":"IBM Austin Research Laboratory, Austin, Texas"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tom","family":"Keller","sequence":"additional","affiliation":[{"name":"IBM Austin Research Laboratory, Austin, Texas"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Freeman","family":"Rawson","sequence":"additional","affiliation":[{"name":"IBM Austin Research Laboratory, Austin, Texas"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2005,5,4]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/MC.2003.1250880"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/WWC.2004.1437388"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.5555\/1060289.1060300"},{"key":"e_1_3_2_1_4_1","volume-title":"Workshop on Complexity-Effective Design","author":"Kumar R.","year":"2003","unstructured":"R. Kumar , K.I. Farkas , N.P. Jouppi , P. Ranganathan , and D.M. Tullsen , \" A Multi-Core Approach to Addressing the Energy-Complexity Problem in Microprocessors \", Workshop on Complexity-Effective Design , 2003 . R. Kumar, K.I. Farkas, N.P. Jouppi, P. Ranganathan, and D.M. Tullsen, \"A Multi-Core Approach to Addressing the Energy-Complexity Problem in Microprocessors\", Workshop on Complexity-Effective Design, 2003."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.5555\/956417.956569"},{"unstructured":"R. Kumar D.M. Tullsen P. Ranganathan N.P. Jouppi K.I. Farkas \"Single -ISA Heterogeneneous Multi-Core Architectures  R. Kumar D.M. Tullsen P. Ranganathan N.P. Jouppi K.I. Farkas \"Single -ISA Heterogeneneous Multi-Core Architectures","key":"e_1_3_2_1_6_1"},{"unstructured":"Transmeta Corporation \"Transmeta LongRun Dynamic Power\/Thermal Management\" http:\/\/www.transmeta.com\/crusoe\/longrun.html.  Transmeta Corporation \"Transmeta LongRun Dynamic Power\/Thermal Management\" http:\/\/www.transmeta.com\/crusoe\/longrun.html.","key":"e_1_3_2_1_7_1"},{"unstructured":"D. Bodas \"New Server Power-Management Technologies Address Power and Cooling Challenges\" Technology@Intel http:\/\/www.intel.com\/update\/contents\/sv09031.htm.  D. Bodas \"New Server Power-Management Technologies Address Power and Cooling Challenges\" Technology@Intel http:\/\/www.intel.com\/update\/contents\/sv09031.htm.","key":"e_1_3_2_1_8_1"},{"key":"e_1_3_2_1_11_1","volume-title":"Ph. D. thesis, Department of Computer Science","author":"Ghiasi S.","year":"2004","unstructured":"S. Ghiasi , \"Aide de Camp : Asymmetric Multi-Core Design for Dynamic Thermal Management \", Ph. D. thesis, Department of Computer Science , University of Colorado , Boulder, July, 2004 . S. Ghiasi, \"Aide de Camp: Asymmetric Multi-Core Design for Dynamic Thermal Management\", Ph. D. thesis, Department of Computer Science, University of Colorado, Boulder, July, 2004."},{"key":"e_1_3_2_1_12_1","series-title":"Lecture Notes in Computer Science 2325","volume-title":"Power-Aware Computer Systems","author":"Stanley-Marbell P.","year":"2002","unstructured":"P. Stanley-Marbell , M. Hsiao and U.Kremer, \" A Hardware Architecture for Dynamic Performance and Energy Adaptation\" , Power-Aware Computer Systems , Lecture Notes in Computer Science 2325 , Springer Verlag , 2002 . P. Stanley-Marbell, M. Hsiao and U.Kremer, \"A Hardware Architecture for Dynamic Performance and Energy Adaptation\", Power-Aware Computer Systems, Lecture Notes in Computer Science 2325, Springer Verlag, 2002."},{"unstructured":"Intel Corporation \"Intel Pentium M: Enhanced SpeedStep Technology\" http:\/\/developer.intel.com.  Intel Corporation \"Intel Pentium M: Enhanced SpeedStep Technology\" http:\/\/developer.intel.com.","key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","volume-title":"pSeries 630 Models 6C4 and 6E4 Technical Overview and Introduction","author":"Anselmi G.","year":"2003","unstructured":"G. Anselmi , D. Daines , S. Lutz , M. Okano , W. Seiwald , D. Williams and S. Vetter , pSeries 630 Models 6C4 and 6E4 Technical Overview and Introduction , IBM Corporation , December , 2003 . G. Anselmi, D. Daines, S. Lutz, M. Okano, W. Seiwald, D. Williams and S. Vetter, pSeries 630 Models 6C4 and 6E4 Technical Overview and Introduction, IBM Corporation, December, 2003."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.5555\/1251460.1251468"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1145\/605397.605403"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.5555\/956417.956539"},{"key":"e_1_3_2_1_18_1","volume-title":"Workshop on Multi-Threaded Execution, Architecture and Compilation (MTEAC'00)","author":"Snavely A.","year":"2000","unstructured":"A. Snavely and L. Carter , \" Symbiotic Task-scheduling on the Tera MTA \", Workshop on Multi-Threaded Execution, Architecture and Compilation (MTEAC'00) , January , 2000 . A. Snavely and L. Carter, \"Symbiotic Task-scheduling on the Tera MTA\", Workshop on Multi-Threaded Execution, Architecture and Compilation (MTEAC'00), January, 2000."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1007\/978-3-540-28641-7_9"},{"key":"e_1_3_2_1_20_1","volume-title":"IBM User's Guide","author":"Devgan A.","year":"2004","unstructured":"A. Devgan , \"LAVA : Leakage Avoidance and Analysis \", IBM User's Guide , 2004 . A. Devgan, \"LAVA: Leakage Avoidance and Analysis\", IBM User's Guide, 2004."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1109\/IPDPS.2005.392"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.5555\/1251229.1251235"}],"event":{"sponsor":["ACM Association for Computing Machinery","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"acronym":"CF05","name":"CF05: Computing Frontiers Conference","location":"Ischia Italy"},"container-title":["Proceedings of the 2nd conference on Computing frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1062261.1062295","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T04:06:26Z","timestamp":1673409986000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1062261.1062295"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,5,4]]},"references-count":20,"alternative-id":["10.1145\/1062261.1062295","10.1145\/1062261"],"URL":"https:\/\/doi.org\/10.1145\/1062261.1062295","relation":{},"subject":[],"published":{"date-parts":[[2005,5,4]]},"assertion":[{"value":"2005-05-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}